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Abstract 
Organic Transistors based on Pentacene and Dibenzothiophene 
derivatives 
Daniel Kolb, BA (Oxon) MSc (Lond) 
Tlais thesis is concerned with the fabrication and characterisation of organic 
thin film transistors, biitially, pentacene thin films were investigated, with 
results comparable to those found in published literature. Initial studies of 
pentacene transistors revealed a poor hole mobility of 6.3 x 10"^ cm'^/V/s. 
bnprovements in the fabrication process (using a more conductive silicon wafer 
as the gate, and treating the silicon oxide surface with a silanising agent) 
increased the mobility to around 0.1 cm^/V/s. Better pentacene deposition 
conditions allowed a polycrystalline structure to form, with dendritic grains 
of the order of 2-3 pm in size. This increased the mobility of the transistor 
further, to 0.54 cmVV/s. 
Treatment of the silicon oxide surface prior to pentacene de]^osition was 
found to aflect significantly the hysteresis in the transfer characteristics. Re-
moval of photoresist with acetone and propan-2-ol prior to pentacene deposi-
tion resulted in fairly large threshold voltages, with an average shift between 
the off-on and on-off threshold voltages of 9.7 V. Application of an oxygen 
plasma prior to deposition resulted in decreased threshold voltages, and a re-
duced threshold voltage shift of 3.8 V. The hysteresis was attributed to charge 
trapping on the oxide surface due to organic contamination; the oxygen plasma 
served to reduce this. X-Ray Photoelectron Spectroscopy measurements con-
firmed this — following a plasma treatment, the carbon content on the surface 
was reduced significantly, bicorporation of a layer of gold nanoparticles be-
tween the oxide and pentacene was found to provide charge traps — this might 
be exploited in memory devices. 
Replacing the silicon oxide with PMMA produced favorable results. Neg-
ative threshold voltages with low hysteresis were observed for all the devices. 
Mobilities of up to 0.21 cm^/V/s were recorded for devices with a 124 nm 
PMMA layer; a thinner (80 nm) layer of PMMA resulted in reduced mobility, 
as did a thicker (350 nm) layer. 
iv 
Replacing the silicon oxide with sputtered hafnium oxide produced devices 
with a large number of defects. Deposited pentacene did not form optimal 
crystal structures, and the output characteristics of a number of devices showed 
no significant variation with source-drain voltage. These output characteristics 
were therefore assumed to be the result of leakage through the oxide. The 
measured device that showed reasonable output characteristics was found to 
have a mobility of 0.59 cm^/V/s, demonstrating that hafnium oxide could have 
good potential as a dielectric, if deposited in a manner not resulting in a leaky 
oxide. 
Three dibenzothiophene-based molecules, synthesised in the University of 
Durham, were characterised and thin film transistors fabricated. 3,7-bis(di-
benzothiophene-4-yl)-dibenzothiophene-5',S'-dioxide exhibited the characteris-
tics of an air-stable n-type device, with a mobility of 3.5 x 10"'^  cm^/V/s. A 
related molecule, 3,7-bis(4-(ethylsulfonyl)phenyl)dibenzo[6,djthiophene, incor-
porating additional electron-deficient groups, did not exhibit any field-eftect-
modified behaviour. A third molecule, that did not contain electron-deficient 
groups, exhibited 7>type behaviour, and transistors showed good output char-
acteristics, but only possessed a mobility of 3.7 x 10"^ cm^/V/s; the low mo-
bihty was attributed to the lack of long-range order in the structure of the 
deposited film. 
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Introduction 
Organic transistors are currently the subject of substantial international re-
search, with many potential commercial applications. Compared to traditional 
silicon devices, they have low production costs; much of the processing can be 
performed at or near room temperature; and the techniques involved tend to 
be simpler than those for silicon. 
Since the first postulation of organic conductors in 1911 [1] and particularly 
since they were first discovered in 1954 [2], research has progressed to the 
point where, today, organic devices are appearing in commercial products in 
increasing volume. Whilst organic transistors will never fully replace silicon 
due to speed issues, there are a multitude of applications, such as flexible 
displays, where their particular qualities far outweigh the speed benefits of 
silicon. The ability to fabricate organic transistors on flexible substrates allows 
for the fabrication of "paper" displays: the transistors are used as the driving 
circuitry for an organic LED display. 
The aim of the research in this thesis is threefold. Firstly, to characterise 
pentacene and pentacene transistors fabricated on a silicon oxide dielectric, 
and to investigate the effect of various surface treatments of the Si02 on the 
transistors. Secondly, to compare the characteristics of pentacene-based tran-
sistors with difTerent dielectrics to those made on Si02. Thirdly, to investigate 
the properties of some new materials, based on the dibenzothiophene moiety, 
synthesised in the Department of Chemistry in the University of Durham. 
REFERENCES 2 
Chapter 2 gives an introduction to organic semiconductors, with a brief out-
line of how semiconducting behaviour arises in organic molecules. An overview 
of the materials used in research is provided, including some current research 
into new semiconducting molecules. Chapter 3 introduces thin films and their 
formation techniques: the techniques relevant to this work are described, and 
other formation techniques are summarised. Chapter 2 covers transistors, de-
scribing the operation of a field effect transistor and introducing organic thin 
film transistors. Dielectric surface treatments are briefly covered, and a sum-
mary of recent OTFT research is also provided. 
Details of the experimental techniques used in this research are given in 
chapter 4. The methods used to fabricate the transistors are described, along 
with a discussion of the techniques used to characterise the devices and materi-
als. Results for pentacene films and transistors made from pentacene on silicon 
oxide are given in chapter 5. The eff'ects of the pentacene film morphology, 
and the effect of various silicon oxide surface treatments, on the character-
istics and performance of the transistors are reported. Chapter 6 compares 
the characteristics of pentacene transistors on poly(methyl methacrylate) and 
hafnium oxide dielectrics, and hence provides a contrast between these dielec-
tric materials and Si02. Chapter 7 focuses on the characterisation and FET 
performance of three new materials, all based on the dibenzothiophene moiety, 
which were synthesised at the University of Durham. 
Chapter 8 offers conclusions drawn from the work reported, and provides 
some suggestions for further work. 
References 
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metallic properties composed in part of non-metallic elements," Journal 
of the American Chemical Society, vol. 33, pp. 273-292, March 1911. 
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1954. 
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Organic Semiconductors and Transistors 
2.1 Introduction 
This chapter provides an introduction to organic semiconductors and tran-
sistors. Sections 2.2 and 2.2.1 summarise the electronic structure of atoms 
and bonding within organic compounds. Section 2.3 gives a brief introduc-
tion to inorganic semiconductors; section 2.4.2 provides the analogue for or-
ganic molecules. A short history and important research milestones of organic 
semiconductors are outlined in section 2.4.1. The operation of a metal-oxide-
semiconductor field effect transistor (MOSFET) is given in section 2.5.1, the 
model yields the equation for source-drain currents in the linear and saturation 
regions. Section 2.5.2 compares the MOSFET to a thin film transistor, and 
introduces the grain boundary barrier model. A brief history of the organic 
thin film transistor is given in section 2.5.4. 
The research in this thesis concentrates on the effect of surface treatments 
on silicon oxide / pentacene-based organic thin film transistors, the effect of 
replacing silicon oxide with alternative dielectrics, and the characterisation 
of some new materials. Surface treatments affecting OTFT performance are 
outlined in section 2.6. Sections 2.7.1 and 2.7.2 summarise some recent research 
in the fields of organic semiconducting materials and OTFTs, respectively. 
CHAPTER 2. ORGANIC SEMICONDUCTORS AND TRANSISTORS A 
Name Symbol Permitted values Property 
Principal n Positive integers (1, Orbital energy (size) 
2 , 3 , . . . ) 
Angular mo- / Integers from 0 t o / i - Orbital shape 
mentum 1 
Magnetic ???,; Integers from — / to 0 Orbital orientation 
to +/ 
Spin m.s + 1 or - | Direction of electron 
spin 
Table 2.1: Summary of quantum numbers of electrons in atoms. 
2.2 Electronic structure of atoms 
During the latter part of the 19th century, it was found that many phenomena 
involving electrons in solids could not be explained in terms of classical me-
chanics. Quantum mechanics was thus developed to explain the observations. 
One of the early outcomes of quantum mechanics was the development of the 
Bohr atomic model, in which electrons were assumed to revolve around the 
atomic nucleus in discrete orbitals. An assumption in the Bohr model is that 
only certain orbits with fixed radii are stable around the nucleus [1]. The Bohr 
model was found to have significant limitations, and several improvements 
and enhancements were proposed. A significant improvement was i-egarding 
the electron as a charge contained within a spherical shell at a given radius, 
instead of a small finite particle moving around an orbit. 
An electronic orbital, therefore, is a region of space in an atom or molecule 
where an electron with a given energy may be located. Due to the requirement 
of stable orbits, the electrons occupy well-defined spherical regions, distributed 
in various shells and subshells. In the quantum mechanical model, the shells 
and subshells are spatial regions around the nucleus where the electrons are 
most likely to be located. Each electron is characterised by a set of quantum 
numbers (principal, angular moment, magnetic and spin) which specify the 
size, shape and orientation of an electron's probability density function: tlie 
quantum numbers are summarised in table 2.1. The principal quantum number 
specifies the main shell where an electron is located, which gives the total 
energy of the electron. The angular momentum (orbital) number specifies the 
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magnitude of the orbital momentum; the / vahies 0, 1, 2, 3 indicate the electron 
subshell, corresponding to s, p, d, and f orbitals, respectively. The number of 
energy states for each subshell is determined by vii: for an s subshell, there is 
a single energy state, whereas for p, d and f subshells there exist three, five and 
seven states. Each electron additionally has a spin direction, nig, associated 
with it. 
An atomic orbital is defined as a one-electron wavefunction 'tj;{x,y, z,t). 
The corresponding probability distribution function defines the proba-
bility of finding an electron per unit volume at x,y,z and at time t. 
has wave-like properties: its amplitude can be positive, corresponding to a 
wave crest, or negative, corresponding to a wave trough; a node is formed 
when a crest and trough meet. In three-dimensional waves, the nodes are two-
dimensional surfaces at which •0 = 0. Consequently, atomic orbitals may be 
characterised by their corresponding nodes, related to the quantum numbers: 
the Is orbital has no nodes, its wavefunction is spherically symmetrical and its 
numerical value decreases exponentially from the nucleus; the 2s orbital has 
one spherical node; and the 2\:)x,y,z orbitals have nodes in the yz, xz and xy 
planes respectively. Figure 2.1 schematically depicts s and p orbitals; the -I-
and - signs represent the arithmetic sign of the wavefunction — the signs de-
termine how wavefunctions will combine when they interact (see section 2.2.1). 
The dashed lines represent nodal surfaces. 
Electron states are filled according to the Pauli Exclusion Principle*. When 
all the electrons occupy the lowest possible energies, the atom is in its ground 
state. The outermost filled shell is occupied by the valence electrons, which 
participate in bonding between atoms and are responsible for many of the 
physical and chemical properties of the resulting molecule. 
2.2.1 Hybridised orbitals and bonding 
The electron configuration for carbon is ls^2s^2p^ — i.e. the inner s shell 
is filled and of the four valence electrons, two are in the outer s orbital and 
two in p orbitals. As the s orbital is spherically symmetrical, it can form a 
*No two fermions can have identical ciuantinn numbers 
CHAPTER 2. ORGANIC SEMICONDUCTORS AND TRANSISTORS 6 
Figure 2.1: Schematic representations of s and p orbitals (from [1]). 
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+ ) + • + 
Figure 2.2: Mathematical combination of s and p orbitals to give two sp hy-
brids. 
bond in any direction, whereas the p orbitals tend to form bonds along their 
axes. When two or more valence electrons are involved in bonding with other 
atoms, hybrid orbitals are constructed by combining the wavefunctions of the 
2s and 2p orbitals. In the simplest case, the 2s orbital hybridises with a single 
p orbital, resulting in two sp hybrids, 180° apart; two p orbitals remain. The 
sp hybrids resulting from the sum and difference of the two wavefunctions are 
shown in figure 2.2. 
Other combinations of orbitals lead to different hybrids. With three groups 
bonded to a central atom, three sp^ hybrids are constructed from one s and 
two p orbitals — the hybrid lies in the plane of the two p orbitals, and the 
remaining p orbital is perpendicular to that plane. Similarly, four sp^ hybrids 
can be derived from an s orbital and three p orbitals; in this case the hybrids 
form a tetrahedron: this is demonstrated in the structure of methane, which 
consists of four C(sp^)-H(ls) bonds. 
Although carbon tends to fonn four covalent bonds (with four sp^ hybrids), 
it can also form double and triple bonds with itself using sp^ and sp hybrids, 
respectively. Ethene, for example, contains two C(sp^)-H(ls) bonds on each 
carbon; a third sp^ hybrid forms a single C(sp^)-C(sp^) bond in the plane of 
the molecule: a a bond. A p orbital is 'left over' on the carbons, which lies 
perpendicular to the plane of the six atoms; the two p orbitals are parallel to 
each other and have regions of overlap above and below the molecular plane -
the overlapping regions form sideways bonding n bonds. Figure 2.3 illustrates 
the bonding in ethene. 
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TV bond 
p orbital 
C(sp2)-H(ls) C(sp2)-C(sp2) a bond 
Figure 2.3: Bonding in ethene. 
When a number of atoms are in close proximity, their atomic orbitals tend 
to overlap — in the case of overlapping p orbitals, the TT electrons are able to 
locahse over the whole molecule (see section 2.4.2). 
2.3 Inorganic semiconductors 
Solid state materials can be grouped into three classes — insulators, semicon-
ductors and conductors, broadly defined by their conductivities. Insulators 
have conductivities in the order of 10"^^ to 10~^ S/cm; conductors have con-
ductivities above 10'' S/cm; semiconductors have conductivities between these 
values [2]. This wide range of conductivities can be attributed to the arrange-
ment of electrons in the solids' crystal structures. 
2.3.1 Nearly-Free Electron Model 
Although the free electron model of metals^ gives a good insight into a number 
of properties of the material, including thermal and electrical conductivity, the 
model falls down on a number of points, such as the distinction between metals 
Walence electrons in a metal crystal structure are assumed to be completely detached 
from their ions (an electron 'gas'); electron-electron interactions are neglected; and the 
crystal lattice is not taken into account 
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and insulators, and many transport properties. Extending the free electron 
model to take into account a periodic potential of a solid crystal lattice causes 
new properties to emerge, the most important of which is the possibility of an 
energy band gap arising between valence and conduction band electrons [3 . 
A full derivation of the origin of electron bands and bandgaps is out of the 
scope of this thesis, as it is readily found in most solid state physics books. 
However, some important stages to the derivation are outlined below: 
For a free electron gas in three dimensions, the Schrodinger equation is 
- ^ V 2 V ^ k ( r ) = ek^k(r) 
( \ 
where V is the gradient operator, h the reduced Planck constant, m the mass 
of an electron, i/'k the electron wavefunction, and the electron energ}'. 
If the electrons are confined to a cube of edge L, the resulting wavefunction 
is the standing wave 
V^(r) = Asm ( - ^ ) sm [ - ^ ) sm [ - ^ j (2.2) 
where n^, Uy, are positive integers, and the origin is at one corner of the 
cube. The wavefunctions also need to satisfy periodic boundary conditions 
with period L, thus 
ij{x + L,y,z) = ilj{x,y,z) (2.3) 
and similarly for y and z. Hence equation 2.2 will only hold true when 
•0„(r) = As\\\{kxx)sm{kyy)sm{kzz) (2.4) 
2??,7r , , 
k = — (2.5) 
where n is any positive or negative integer, or 0. 
To explain band structure, this free electron model needs to be extended 
slightly. 
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Figure 2.4: Plot of energy e versus wavevector k for a free electron, and for 
an electron in a monatomic linear lattice of lattice constant a (image taken 
from [3]). 
Bragg reflection^ is a characteristic of waves travelling in a crystal — this 
reflection of electron waves is the cause of energy (band) gaps: at Bragg re-
flection, wavelike solutions to the Schrodinger equation do not exist. 
Figure 2.4 shows the energy versus wavevector for a free electron, and for a 
nearly-free electron with an energy gap at /c = ±n/a; other energy gaps occur 
at integer multiples of ± 7 r / o — i.e. conditions required for Bragg scattering. 
At these points, the wavefunctions of the electrons are not travelling waves, 
but are standing waves: they are continually Bragg reflected between + T i / a 
and —n/a. These standing waves can be formed from two travelling waves: 
exp ^ ± z 7 r — ^ 
so the standing waves are 
cos ± z s m ( ^ ) (2.6) 
ipi+) = exp (^^-^^ + exp 
il>{—) = exp (i—^ — exp 
•KX 
= 2 cos — 
a 
.TVX\ ^ . TT.T 
-I— = 2 sin — 
a / a 
(2.7) 
(2.8) 
The two waves cause an accumulation of electrons at different regions, and 
hence have different values of potential energy in the field of the ions of the 
lattice — this is the origin of the energy gap. The magnitude of the energy 
gap and the occupation of the energy bands determines whether the crystal 
acts as an insulator, semiconductor, or conductor. 
t Reflection from crystal planes 
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Figure 2.5: Schematic energy band representations of an insulator, a semicon-
ductor, and a conductor (taken from [2]). 
Figure 2.5 shows schematic representations of these properties. In an insu-
lator, the valence electrons (section 2.2) completely fill the valence band, and 
there is a large gap between this and the conduction band. In a conductor, the 
conduction band is partially filled, or overlaps with the valence band so there 
is no band gap. In these cases, the electrons can easily move to higher energy 
levels when they gain kinetic energy, and hence current conduction readily 
occurs. In a semiconductor, the valence band is filled; however, the band gap 
is sufficiently small that thermal excitation can give electrons enough energy 
to jump to the conduction band, leaving a hole in the valence band. When 
an electric field is applied, both the electrons and holes will gain energy and 
conduct electricity. 
2.4 Organic semiconductors 
2.4.1 History 
Most organic materials are electrical insulators with values of room temper-
ature electrical conductivity in the range 10"^ - 10"^'' Scm"' [4] (10^ - 10''' 
0cm resistivity). However, it was predicted in 1911 that certain organic solids 
may exhibit an electrical conductivity comparable to that of metals [5]; this 
was later confirmed in 1954 when Akamatu et al. reported a room tempera-
ture conductivity of around 10"' Scm"' for a bromine/perylene complex [6]; 
perylene (see figure 2.6) itself being an insulator with a room temperature 
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Figure 2.6: Perylene molecule. 
Figure 2.7: BEDT-TTF molecule. 
conductivity of around 10"^^ - 10~^^ Scm"\ Considerable further work was 
done in synthesising and investigating properties of both donor and accep-
tor molecules; a major milestone was the synthesis of the acceptor molecule 
tetracyano-p-quinodimethane (TCNQ) and the donor molecule tetrathiafulva-
lene (TTF), which were combined in 1972 to form the charge transfer salt 
(TTF)(TCNQ). This was the first organic solid to show metallic conductivity 
over an extended temperature range [7 . 
As further work was undertaken into organic conductors, it was found that 
some TTF derivatives exhibited superconducting properties; a notable one is a 
charge-transfer salt of bisethylenedithiotetrathiofulvalene (BEDT-TTF; figure 
2.7, K-(BEDT-TTF)2Cu(NCS)2 denoting the packing arrangement of the 
BEDT-TTF molecules), which has a critical temperature of 10.4 K [8, pages 
76, 107 . 
Meanwhile, in 1977, Shirakawa, MacDiarmid and Heeger (Nobel Prize in 
Chemistry, 2000) discovered that oxidation of one of the polyacetylene film 
isomers (i7'a7is-isomer, shown in figure 2.8, is the thermodynamically stable 
form at room temperature) with halogens made the films ^10"^ times more 
conductive than the unhalogenated films [9]. This paper lead to a large amount 
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Figure 2.8: i?-a'U5-isomer of polj'acetylene. 
of research into conducting polymers, distinct from the research into conductive 
low molecular weight organic materials. 
The work in this thesis is based on small molecule semiconductors, and 
thus following sections will only concentrate on these. 
2.4.2 Band structure of molecular crystals 
A molecular crystal may be regarded as a miniature lattice with a precisely 
spaced series of atoms in close proximity to each other, giving rise to a good 
overlap of their atomic orbitals. The intramolecular interactions between the 
atoms lead to a splitting of the 2pz orbitals and to a localisation of the n 
electrons over the whole molecule. As a result, bonding orbitals^ take up the 
electrons whereas the antibonding orbitals^ remain empty [1]. Thus there 
is a highest occupied molecular orbital (HOMO) energy level and a lowest 
unoccupied molecular orbital (LUMO) energy level, analogous to the valence 
and conduction bands in inorganic semiconductors (section 2.3). 
Most organic solids are insulators due to there being a large energy dif-
ference between the HOMO and LUMO levels, with the HOMO level being 
completely filled, and the solids are usually molecular, not possessing a sys-
tem of covalent bonds extending over macroscopic distances, hence quantum 
mechanical interactions between the HOMOs of adjacent molecules are small 
and the valence band formed by these interactions is very narrow. Similarly, 
the conduction band arising from the interactions between the LUMOs is also 
§The wavefunction formed from the sum •0/1 + V-'B of two single electron wavefunctions 
^The wavefunction formed from the difference 'tpA — i'B of two single electron wavefunc-
tions 
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small, so the band gap is essentially that of the free molecule. This is also true 
for any a-bonded polymers (e.g. polyethylene). 
To obtain a, larger condtictivity and hence semiconducting behaviour, the 
HOMO-LUMO gap needs to be reduced; this can be achieved by including 
heteroatoms with lone pair electrons (e.g. polyaniline or polyaromatics), or 
with extensive 7r-bonding [7]. With pentacene, for example (see section 2.7.1), 
incorporating the molecule into a larger crystal structure drastically changes 
the HOMO and LUMO levels: from around 1.2 eV (for the single molecule) to 
around 2.8 eV (for the crystal) for the LUMO level, and from 6.5 eV to 5 eV 
for the HOMO level. In the acene series, from benzene to pentacene, as the 
number of benzene rings increase, the size of the n electron system increases, 
and the HOMO-LUMO bandgap correspondingly decreases [1 . 
A large number of small-molecule semiconductors exist; a summary of some 
of these materials can be found in section 2.7.1. 
2.5 Transistors 
2.5.1 Field-effect transistor 
A field effect transistor is a unipolar device (currents are carried predominantly 
by either electrons or holes), in which the conductivity of the semiconductor is 
modulated by a transverse electric field [10]. Figure 2.9 shows a photograph of 
the first MOSFET (Metal-Oxide-Semiconductor FET), fabricated in 1960 with 
a thermally oxidised silicon substrate (over 100 nm) and a channel length of 
over 20 lun [2]. A perspective view of a, silicon MOSFET is shown in figure 2.10; 
it consists of ap-type semiconductor substrate in which two n-type regions (the 
source and the drain) are formed; the gate is formed by direct metal contact 
to the oxide. The remainder of this section will describe n-channel FETs. 
When no voltage is applied to the gate, the source-to-drain electrodes cor-
respond to two p-n junctions connected back-to-back; the only current that 
can flow is a reverse leakage current (this is the case for an enhancement mode 
device; a depletion mode device continues to have a small conductive chan-
nel, and recjuires a negative gate voltage to turn the transistor 'ofl''). When a 
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Figure 2.9: First MOSFET fabricated using a thermally oxidised sUicon sub-
strate (taken from [2]). 
S O U R C E Q A T E 
D R A I N 
S U B S T R A T E 
S i O , 
Figure 2.10: Perspective view of the MOSFET (taken from [2]). 
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Figure 2.11: Energy band diagram of an ideal MOS diode at V = 0 (from [2]). 
large enough positive voltage is applied to the gate (greater than the threshold 
voltage), an n-type channel (surface inversion layer) is formed between the 
two n-type regions, so the source and drain are connected by a conducting 
n-channel. The conductance of the channel can be modified by varying the 
gate voltage. 
The formation of the inversion layer can be explained by looking at the 
case of a MOS diode (the gate contact of the MOSFET is essentially a MOS 
diode). For an ideal MOS diode, the following assumptions are made: 
1. At zero applied bias, the energy difference between the metal work func-
tion and semiconductor work function is zero. 
2. The only charges that exist in the diode under any biasing conditions 
are those in the semiconductor and those with equal but opposite sign 
on the metal surface adjacent to the oxide 
3. There is no carrier transport through the oxide under DC biasing condi-
tions 
The energy band diagram for an ideal MOS diode at zero bias is shown 
in figure 2.11. and q(j)s are the metal and semiconductor work functions, 
qx the semiconductor electron affinity, qil^B the energy difference between the 
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Figure 2.12: Energy band diagrams and charge distributions of an ideal MOS 
diode (from [2]). 
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Fermi level Ef and the intrinsic Fermi level E^. When the diode is biased with 
positive or negative voltages, three cases may exist at the semiconductor sur-
face: the energy band diagrams and charge distributions for these are shown 
in figure 2.12. In the ideal diode, no current flows in the device (assumption 
3), thus the Fermi level in the semiconductor will remain constant. In figure 
2.12a, a negative voltage is applied to the metal, thus the bands near the semi-
conductor surface are bent upward. The carrier density in the semiconductor 
depends on the difference between Ei and in the relation 
p, = n,e(^-^'^)A'^ (2.9) 
where iii is the intrinsic carrier concentration. The upward bending increases 
Ei-Ep, and hence increases the carrier concentration close to the oxide surface 
— i.e. an accumulation of holes. 
When a small positive voltage is applied (figure 2.12b), the energy bands 
bend downward, and thus the hole concentration is reduced — i.e. a depletion 
of holes. The space charge per unit area, Qsc-, in the semiconductor is given 
by the charge within the depletion region: 
QSC = -QN^W (2.10) 
where W is the width of the depletion region and A^i is the substrate doping. 
Figure 2.12c shows the case when a larger positive voltage is applied: the 
bands bend more so that Ei crosses over Ep. The electron concentration, 
similar to the hole concentiation given in ecjuation 2.9, is given by 
n^^ = n.e^Br-EO/fcr ^2.11) 
When Ep > E^, as is the case with the large positive voltage, the electron 
concentration at the surface is larger than 7 i , , which in turn is larger than the 
hole concentration. As > pp, the surface is thus inverted. As the bands 
are bent further, the conduction band edge approaches the Fermi level; at this 
point the electron concentration increases rapidly. After this point most of 
the additional negative charges in the semiconductor consist of the charge Q„ 
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due to the eleetrons in a narrow /t-type inversion layer. The width of this 
inversion layer tends to range from 1 - 1 0 nm [2]. Once an inversion layer is 
formed, the surface depletion layer width reaches a maximum — an increase 
in potential will result in a large charge increase in the inversion layer, and 
thus not have an effect on the depletion layer. Thus the charge per unit area 
in the semiconductor is given by 
Qs = Qn+Qsc (2.12) 
where Qsc corresponds to the space charge per unit area at W = W„^ax-
When a potential is applied, this voltage will appear partly across the oxide 
and partly across the semiconductor. Thus 
V = Vox + ^Js (2.13) 
where IIJS is the semiconductor jiotential and VQ^ ,. is the potential across the 
oxide (thickness d) given by 
Vo. = So.d = ^ (2.14) 
Figure 2.13 shows a schematic of the MOSFET operation, and output I-V 
characteristics when the gate voltage is above the threshold voltage (i.e. an 
inversion layer has been formed). If a small drain voltage is applied (figure 
2.13a), electrons will flow from source to drain through the conducting channel. 
Thus the channel simply acts as a resistance, and lo is proportional to Vp — 
the linear region of operation. The total charge induced in the semiconductor 
per unit area, Qs, at a distance y from the source is given from equations 2.13 
and 2.14 by 
Qs{y)^ -[VG-A{y)]Cor. (2.15) 
where Cox = eoEgx/d is the gate capacitance per unit area and ijjs{y) is the 
surface potential at y. 
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Figure 2.13: Operations of the MOSFET and output I-V characteristics (from 
[2]). 
CHAPTER 2. ORGANIC SEMICONDUCTORS AND TRANSISTORS 21 
The charge in the inversion layer, from equations 2.12 and 2.15 is 
Qn{y) = Q s i y ) - Q s c i y ) 
= -[VG-'My)]Co:c-Qsc{y) (2.16) 
ips{y) at inversion can be approximated by 2ipB + V{y), where V{y) is the 
potential at a point y away from the source. Qsdy) can be formulated^ by 
Qsc = -gNaW,,,,^ ~ -^/2esqNA[V{y) + 2rJj,3] (2.17) 
Substituting eciuation 2.17 into 2.16 gives 
Q„{y) ~ - [VG - V{y) - 2V'B] C^X + V^^SQNA [Viy) + 2V-'s] (2.18) 
The conductivity of the channel at position y can be approximated by 
a{x) = qn{x)^i{x) (2.19) 
For a constant mobility, the channel conductance is then given by 
where lu is the channel width and L the channel length. The integral corre-
sponds to the total charge per unit area in the inversion layer, and is therefore 
ecjual to IQnl- The channel resistance of a section dy is 
rf/J=ff^ = ^ | ^ (2.21) 
and thus the voltage drop is 
dV = lodR = — ( 2 . 2 2 ) 
where the drain current is independent of y. Substituting ecjuation 2.18 into 
"The derivation is out of the scope of this thesis iDut may be found in section 5.4.1 of [2]. 
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2.22 and integrating from source {V = 0, y = 0) to drain {V = Vp, y = L) 
yields 
ID - ^ M C o . . | [ v a - 2 0 ; , - ^ ] \/D 
2 >J2tsqNA 
3 Cnx [VD + 2i,Bf" - ( 2 ^ B ) ' / ' ] I (2.23) 
In the case of small Vo (transistor operating in the linear mode), this 
equation reduces to 
ID ^ ^A'Cox {VG - VT) VD « VG - Vr (2.24) 
where Vf is the threshold voltage given by 
y^^M(2M^^^^^ (2.25) 
The derivation of Vr is outside the scope of this thesis, but can be found in 
section 5.4.1 of [2 . 
As the drain voltage increases, it reaches a point at which the width of the 
inversion layer at y = L \s reduced to zero (figure 2.13b). The charge, Qniv) 
at y = L, tlierefore becomes zero, and the number of mobile electrons at the 
drain are reduced drastically; the drain current and voltage at this point are 
designated losai and Vosat- Beyond this 'pinch-off' point, the drain current 
remains essentially the same because for Vp > Vosat, at point P the voltage 
VDSUI. lemains the same. Thus the number of carriers arriving at P from the 
source, and hence source-drain current, remains the same. The major change 
is a decrease in L to L', as in figure 2.13c. 
The value of Vosai can be obtained from ecjuation 2.18 under the condition 
Qn{L) = 0: 
( / w 
VDsac^VG-2,ljB + I<' l - \ / l + -77? (2.26) 
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where K = \fc^qNj\/Cox- Substituting equation 2.26 into 2.23 gives the 
saturation current 
^ ^^ ^^  _ ^ 1 ^ ^ ^ ^ ^^ ^^  _ ^ ^^^^ _ ^2.27) 
In the saturation region, the mobihty can be obtained (gra])hically) by 
])lotting the square root of the saturation current against gate voltage and 
obtaining the gradient: 
gradient = y^^ i^ a:,. (2.28) 
which can be rearranged to obtain a mobility 
= ''A^^^^ (2.29) 
2.5.2 Thin-film transistor 
A thin film transistor (TFT) is a field effect transistor made by depositing thin 
films of dielectric, semiconductor, and contacts over a supporting substrate. In 
comparison, in the MOSFET, the semiconductor also doubles as the substrate 
for the n-type regions and the dielectric. Probably the most common use of 
TFTs is in liquid crystal displays; these transistors are usually fabricated on 
glass substrates. 
The transistors reported on in this work are all thin-film transistors, using 
organic semiconductors as the active layer. The substrates are almost all silicon 
wafers; conductive silicon was chosen due to its ability to act directly as the 
transistor gate, and the relative ease of growing a good quality oxide as the 
dielectric. 
2.5.3 Grain-boundary barrier model 
The semiconducting layers in TFTs are commonly amorphous or polycrys-
talline silicon; in organic TFTs pentacene, which tends to form a polycrys-
talhne structure when deposited, is a common material. With a polycrystalline 
material, a grain-boundary barrier model (illustrated in figure 2.14) can be ap-
plied. This model assumes that carriers are transported at inter-poly-grains 
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Figure 2.14: Grain structure, charge distribution and band diagram assumed 
in the grain boundary trapping model (taken from [11]). 
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by thermionic emission over the grain boundary barrier and that no scattering 
is taking place in the grains [11]. The trap density Ni can be determined from 
a Levinson plot of \n{Io/Vc) against 1/Vc- The Levinson model is based on 
the predicted transistor drain current in the linear regime [12], given by 
/ W \ ( EB\ 
ID = I-I-OVDCOX -T Vcexp - — 
^ f2 3m 
where E/s is the potential barrier height, /.IQ is the trap-free mobility, and the 
thermally activated mobility is 
f EB\ f S \ H = /io exp = /'o exp - — (2.31) 
Screening causes EB to fall as VQ increases, hence A^ ,. can be estimated from 
the slope s of the Levinson plot using the formula 
SckTCox 
where t represents the thickness of the semiconducting layer, and e is the 
dielectric constant of the semiconductor (which can be taken as 4 for pentacene 
[12]). 
2.5.4 Organic T F T 
Replacing the silicon in a T F T with an organic semiconductor has been an 
area of active research for the last 20 years. Compared to silicon, organic 
devices have relatively low mobilities, and so are not suitable for applications 
requiring high switching speeds. However, they have advantages over silicon 
for applications that require large-area coverage, structural flexibility, low-
temperature processing and low cost; such applications include the driving 
circuitry for "paper" displays, or low end data storage such as RFID tags 
13]. Table 2.2 lists the highest reported mobility for organic FETs published 
between 1986 and 1997 (more recent developments are given in section 2.7.2). 
CHAPTER 2. ORGANIC SEMICONDUCTORS AND TRANSISTORS 26 
Year Mobility ( cmVV/s) Material 
1986 10"^ polythiophene 
1988 lO-'* polyacetylene 
10"'* plithalocyanine 
10"^ poly(3-hexylthiophene) 
1989 10-^ poly(3-alkylthiophene) 
10-^ ^ a,u;-hexathiophene 
1992 0.02 Q',ci;-hexathiophene 
2 X 10"^ pentacene 
1993 0.05 Q:,u;-di-hexyl-hexa,thiophene 
1994 0.06 a,u;-di-hexyl-hexathiophene 
1995 0.03 a,LJ-hexathiophene 
0.038 pentacene 
0.3 Ceo 
1996 0.02 phthalocyanine 
0.045 poly(3-hexyxthiophene) 
0.13 Q,tj-di-hexyl-hexathiophene 
0.6 pentacene 
1997 1.3 pentacene 
Table 2.2: Field effect mobilities of early OTFTs (taken from [14]). 
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Figure 2.15: Treatment of Si02 surface with silanising agent. 
2.6 Organic T F T dielectric surface treatments 
For organic FETs using a siUcon oxide dielectric, a number of studies have 
shown that the oxide surface is very important to the mobility and character-
istics of the transistors ( [15-18], also sections 5.4.2, 5.4.6 and 5.4.8). Reduction 
in mobilit}', or increase in hysteresis in the transfer or output characteristics 
have been attributed to charge trapping at the oxide surface. Two surface 
treatments are commonly used to minimise these trapping states: firstlj', an 
oxygen plasma ( [17,18]; section 5.4.6) is used to remove residual organic con-
tamination; this procedure is primarily performed after stripping photoresist 
from the oxide surface. Secondlj', a silane treatment (section 5.4.2) can be ap-
plied to modify chemically the Si02 surface: normally, the surface is terminated 
with -OH groups, which act as good charge traps; the silanising agent substi-
tutes these groups with (CH3)3-Si- groups [15], which render the oxide surface 
hydrophobic. Figure 2.15 illustrates this group substitution. Two silane-based 
surface treatments are used in the course of this work: dicholorodimethylsi-
lane (DMDS; (CH3)2Cl2Si) and hexamethyldisilazane (HMDS; (CH3)3Si-NH-
Si(CH3)3, reported in [15]). 
2.7 Recent research 
There exists a large body of published literature about organic semiconductors 
aiid thin film transistors [19]. A summary of some of the research is given 
below. 
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2.7.1 Organic semiconducting materials 
There exist a large number of small-molecule semiconductors, which can be 
broadly grouped into a few different types. 
Linear acenes, such as anthracene, tetracene, or pentacene (see chapter 5) 
consist of a number of benzene molecules arranged in a straight line. They 
are important materials in electrical applications because the band gap is con-
trollable by selecting the number of aromatic rings [20]: the more rings, the 
smaller the band gap. Most published work on acenes concerns devices made 
out of pentacene, such as transistors or diodes [21], as pentacene is a well-
established, reliable semiconducting material with good carrier mobility. There 
has been investigation into doping the pentacene films with iodine and alkaline 
metals [20,22,23]; achieving maximimi conductivity of 150 Scm~' for highly 
ordered films heavily doped with iodine, and 2.8 Scm~' for a rubidium-doped 
film, which turned the film into an 77.-type semiconductor. A derivative of 
a linear acene, 5,6,11,12-tetraphenyltetracene (rubrene) has been reported to 
have a carrier mobility of ~ 20 cm^/V/s at room tempei ature, increasing to 
~ 30 cm^/V/s at around 150 K [24]. This appears to be one of the highest 
mobilities reported for an organic semiconductor. 
Thiophene-based molecules (see also chapter 7) are a popular alternative to 
acenes. A large body of published work exists on the synthesis and properties 
of thiophene-based materials — reported improvements over pentacene include 
better resistance to oxidation [25]. Transistor mobilities reported are not as 
high as those for pentacene; nevertheless they have reasonable values: 0.15 
cmVV/s [25,26], increasing up to 1.0 cmVV/s [27 . 
There have been reports of other materials used as semiconductors, for ex-
ample copper phthalocyanines [28] or azurin proteins [29]. A number of other 
materials have been reported with 77,-type behaviour: some of these are sum-
marised in the section below. Section 2.7.2 contains more details on transistor 
performances of various materials. 
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77,-type organic semiconductors 
A characteristic feature of most organic semiconductors is strong trapping of 
electrons but not holes — i.e. tlie materials exhibit p-type conduction [30 . 
However, in order to make complementary FETs it is necessary to obtain 77,-
type materials with electron mobilities of the same order as hole mobilities in 
77-type materials. Although there has been a large amount of research into 
77.-type semiconductors in recent years, many 77.-type materials only work in a 
vacuiun or inert atmosphere because ambient oxygen and moisture can act as 
electron traps [31 . 
It has been shown that by incorporating electron deficient groups into nor-
mally yj-type materials, it is possible to improve the electron transport proper-
ties, thus obtaining 71-type beliaviour [32]. Thiophenes are common materials 
to incorporate electron deficient groups in due to the ease of functionalising 
the group [33]; nrobilities of these materials have been found to be reason-
able: incorporation of a trifluoromethylphenyl derivative into a dithiazolylben-
zothiadiazole derivative yielded a field effect mobility of 0.068 cm^/V/s [33], 
while incorporating the trifluoromethylphenyl group onto a thiazolothiazole 
unit yielded a mobility of up to 0.30 cm^/V/s [34 . 
Naphthalenetetracarboxylic diimide compounds have been used in the fab-
rication of 7i-channel FETs: it was found that an unfluorinated compovmd 
exhibited a mobility of 0.16 cm'^/V/s imder vacuum, but the device rapidly 
deactivated on exposure to air; fluorinated compounds, however, were rela-
tively stable in air but at a reduced mobility (~ 0.01 cm^/V/s) [35]. One of 
the highest reported mobilities for n-type devices was for the compound N,N'-
bis(2,2,3,3,4,4,4-heptafluorobutyl)-perylene tetracarboxylic diimide, which ex-
hibited a field-effect mobility of 0.75 cm^/V/s in nitrogen, reducing to 0.56 
cm^/V/s in air but remaining stable for more than 50 days [31 . 
2.7.2 O T F T s 
Given the large volume of research into organic TFTs, a summary of a selection 
of papers published in the last few years is given in table 2.3. 
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Two main aj^proaches to OTFT research are evident. One aspect involves 
investigating the semiconducting and FET beliaviour of newly synthesised 
molecules; these transistors tend to be fabricated on silicon / silicon oxide 
with gold contacts, as this is a common configuration that has produced reli-
able devices. A significant number of these molecules are based on thiophenes; 
mobilities of these molecules, where semiconducting behaviour was evident, 
varied between around 0.05 cm'^/M/s and >1 cm^/V/s. Halik et al. [27 
found, when investigating sexithiophene-based molecules, that the length of 
alkyl chains in alkyl-substituted molecules had a significant effect on the mo-
bility of the transistors: reducing the alkyl chain length from ten to six units 
increased the mobility (for top contact devices) from 0.1 to 1.0 cm^/V/s. This 
was attributed to the alkyl chains forming an intrinsic barrier separating the 
thiophene backbone from the contacts, thus increasing the effective contact 
resistance. Removing the alkyl chains entirely reduced the carrier mobility to 
0.07 cm^/V/s; this was attributed to the presence of optimised alkyl chains 
resulting in enhanced molecular ordering and improved TT-TT stacking in the 
active layer. Molecules exhibiting 7?,-type behaviour (see also section 2.7.1) 
typically contained electron-deficient fluorine groups; although these were air-
stable, mobilities tended to be < 0.1 cm^/V/s. Higher mobility 7i-type devices 
tended to work only in vacuum, degrading rapidly in air. Only recently have 
high-mobility, air-stable ?7-type molecules been synthesised [31 . 
Another aspect of the research investigates tlie optimisation of the fabrica-
tion methods and conditions of OTFTs. Usually, pentacene is used due to its 
air-stability, reliability as a semiconductor and potential for high mobilities. 
It has been found that two major factors contribute to the performance of the 
transistors: pentacene deposition conditions and dielectric surface treatment. 
The rate of pentacene deposition affects the crystal size [36] (see also sections 
5.2.3 and 5.4.4) — the larger crystal sizes result in fewer inter-grain bound-
aries, and thus a corresponding increasing in mobility is observed. Depositing 
the pentacene onto a substrate held at an elevated temperature also resulted 
in increased mobility [12,16,17]. Treating a silicon oxide dielectric (see section 
2.6) with silane-based surface treatments was found to increase the mobility 
of transistors [15] (see also section 5.4.2), due to chemical modification of the 
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oxide surface to remove charge traps. Oxygen plasmas have been found to 
increase mobility and reduce hysteresis in the devices [17] (see also section 
5.4.6); these luvve l)een attributed to a physical reduction in trapping states 
on the dielectric surface: the oxygen plasma removing carbon contamination 
from the surface. Replacing silicon dioxide with other dielectric materials 
has shown promise: organic dielectrics such as PMMA [37] or polyimide [38 
have resulted in devices with reasonable mobilities, low hysteresis and negative 
threshold voltages. An Atomic Layer Deposition deposited AI2O3 / Hf02 bi-
layer [39] was found to reduce the threshold voltage compared to silicon oxide, 
but also reduced the mobility by an order of magnitude. Using a titanium gate 
electrode with Ti02 dielectric, capped with a styrene-based layer [40] resulted 
in a transistor with a low threshold voltage (-0.48 V) and a high mobility (0.8 
cmVV /s). 
Table 2.3: Structure and results of OTFTs published in recent years. 
Authors Structure Results 
Sheraw et al. Polyethylene naphthalate 
(2002) [41] (PEN) film substrate, 
Ni gate, SIOQ dielectric, 
Pd electrodes, pentacene 
semiconductor 
Baude ei: al. Glass substrate, T i / A u 
(2003) [13] gate, e-beam evaporated 
AI2O3 dielectric, styrene-
based surface treatment, 
pentacene semiconductor, 
An electrodes 
Halik et al. Si substrate, PVP dielectric, 
(2003) [27] oligothiophene-based semi-
conductor, Au electrodes 
Mobility: 1.2 cm7V/s; on-
off current ratio: 10^  
Mobihty: 1.5 cmVV/s; 
-5 V threshold voltage; 
2V / decade subthreshold 
slope; on-off ratio: lO'^-lO^ 
Mobilities ranged from 0.07 
to 1.1 cm^/V/s; on-off ratios 
ranged from 10^ to 10 ,^ de-
pending on semiconducting 
material and device layout 
ContiniLed on next paye 
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Authors Structure Results 
Qiu et al. 
(2003) [42] 
Puigdollers et 
al. 
(2004) [37,43] 
Wang et al. 
(2004) [44] 
Kim et al. 
(2004) [39 
Glass substrate, ITO gate, 
PMMA dielectric, pen-
tacene semiconductor, Au 
electrodes 
Si substrate, Cr gate with 
Au contact, PMMA dielec-
tric, pentacene semiconduc-
tor, Au electrodes 
Si substrate, SiOa dielectric, 
T i / A u electrodes, pentacene 
semiconductor 
Si substrate, Hf02/Al203 
dielectric grown using ALD, 
pentacene semiconductor, 
Au electrodes, indium gate 
contact 
Mobility: 4.2 x 10"^ 
cm^/V/s in air, reduc-
ing over time; 2.6 x 10~^ 
cm^/V/s when encapsulated 
in UV resin, remaining 
fairly constant over time 
Mobility: 0.01 cm'^/V/s; 
-15 V threshold voltage; 
2.1 V/decade subthreshold 
slope; on-off ratio: 10'^  
For a 9 nm channel length, 
mobility: 0.046 cmVV/s, 
on-off ratio: 97 
Mobility: 0.024 cmVV/s; 
on-off' ratio: 10 ;^ threshold 
voltage: -0.25 V (reduced 
from 15.3 V for transistor 
using Si02 dielectric) 
Continued on next page 
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Authors Structure Results 
Wang et al. 
(2004) [12 
Murphy et al. 
(2004) [45 
Daraktchiev 
et al. 
(2005) [46 
Glass substrate, sput-
tered Cr gate, PECVD 
deposited SiOo dielectric, 
pentacene semiconductor, 
Au electrodes 
Si substrate, Si02 dielectric, 
diester functionalised sex-
ithiophene derivative semi-
conductor, Au electrodes 
Si substrate, Si02 dielec-
tric activated by exposure to 
oxygen plasma for 5 min in 
0.1 mbar O2 atmosjDliere at 
-40 V bias, pentacene semi-
conductor, Au electrodes 
In vacuum: mobility: 0.43 
cm'^/V/s, threshold voltage: 
-7.26 V, subthreshold slope: 
1.7 V/decade, on-off' ratio: 
10 .^ In air: mobility: 0.11 
cm^/'V/s, threshold voltage: 
-20 V, subthreshold slope 5 
'V/decade; on-oft" ratio: 10 .^ 
Difference between air and 
vacuum results attributed to 
diffusion of H2O, O2, and 
CO2 molecules into pen-
tacene film, causing charge 
trapping 
Mobility: 0.05 cmVV/s af-
ter annealing; on-off ratio: 
> 10^ 
Mobility: 0.1 cm7V/s; 
threshold voltage: 16 V 
Continued on next -page 
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Authors Structure Results 
Majewski 
al. 
(2005) [40 
et 
Ando et al. 
(2005) [34; 
Unni et al. 
(2005) [38 
Akhtaruzza-
man et al. 
(2005) [33 
Yagi et al. 
(2005) [15 
Polyester foil substrate, t i -
tanium evaporation followed 
by anodisation in lO""* M 
citric acid using Pt counter 
electrode to make Ti02 
insulation, capped with 
a thin spin-coated layer 
poly(a-methylstyrene), pen-
tacene semiconductor, Au 
electrodes 
Si substrate, Si02 dielectric, 
thiazolothiazole derivative 
or bithiophene deriva-
tive semiconductors, Au 
electrodes 
ITO-coated glass substrate 
and gate; HD Microsys-
tems PI-2555 polyimide di-
electric; pentacene semicon-
ductor, Au electrodes 
Si substrate, SiOa dielec-
tric, trifluoromethylphenyl 
derivative of dithiazolylben-
zothiodiazole semiconduc-
tor, Au contacts 
Si substrate, A u / T i / A l gate 
contact, Si02 dielectric, 
HMDS surface treatment, 
pentaeene semiconductor, 
Au electrodes 
Mobility: 0.8 cmVV/s; 
threshold voltage: -0.49 
V; subthreshold slope: 130 
mV/decade; on-off' ratio: > 
10" 
Mobilities ranged from 0.12 
to 0.30 cmVV/s; on-off' ra-
tios of lO'^ -lO* ;^ semiconduc-
tors were 77.-type 
Mobility: 0.16 cm^V/s; 
threshold voltage: -6.4 V; 
subthreshold slope: 7.5 
V/decade; on-off ratio: 
~ lo-* 
Mobility: 0.05 cmVV/s; 
threshold voltage: 20 V; on-
ofF ratio: 10'*; semiconductor 
was 77-type 
Mobility: 0.2 cmVV/s; 
threshold voltage: -0,8 V 
Continued on next page 
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Authors Structure Results 
D'Amico et Si substrate, Si02 dielectric, 
al. azurin protein semiconduc-
(2005) [29] tor, A u electrodes 
Koo et al. Si substrate, T i gate elec-
(2007) [47] trode, P E A L D deposited 
AI2O3 dielectric, HMDS 
surface treatment, pen-
tacene semiconductor, A u 
electrodes 
Klauk et al. Glass or PEN substrate, 
(2007) [28] A l gate, AI2O3 + n-
octadecylphosphonic acid 
self-assembled monolayer, 
pentacene or FjeCuPc 
semiconductors 
Glass substrate, TiSi gate, 
TiSiO dielectric, pentacene 
(p-type) or Ceo (n-type) 
semiconductor, A u electrode 
for pentacene; L i F / A l elec-
trode for Ceo 
Oh et al. Si substrate, Si02 dielec-
(2007) [31] trie, GTS surface treat-
ment, PTCDI-C4F7 semi-
conductor, A u electrodes 
Ki tamura 
and Arakawa 
(2007) [48 
Ambipolar behaviour exhib-
ited; threshold voltage of 0.8 
V for n-type behaviour, and 
-4.4 V for p-type 
Mobi l i ty : 0.38 c m 7 V / s ; 
threshold voltage: 1 V; 
subthreshold slope: 0.6 
V/decade; on-ofT ratio: 
> 10« 
Mobi l i ty : 0.6 cm^/V/s for 
pentacene and 0.02 cm^/V/s 
for FieCuPc 
Pentacene: mobili ty: 0.59 
cm^/V/s , threshold voltage: 
-0.84 V; Ceo: mobili ty: 0.68 
cm^/V/s , threshold voltage: 
0.80 V 
Mobil i ty : ~ 0.67 c m V V / s 
in N2, ~ 0.51 c m V V / s in 
air; on-off ratio: 10^ in N2, 
10^ in air 
2.8 Summary 
The operation of semiconductors and transistors have been introduced. A 
summary of how electron bonding can give rise to semiconducting properties 
of organic molecules has been given, along wi th a brief history of organic 
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semiconductors. The operation of field-effect transistors, and a brief account 
of the history of O T F T research have been summarised. Dielectric surface 
treatments affecting O T F T performance have been outlined, and finally a short 
overview of recent research into organic semiconductors and OTFTs has been 
given. 
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3 
Thin Film Technologies 
3.1 Introduction 
This chapter gives a brief introduction to the properties of th in films, and 
mainly concentrates on their formation techniques. The techniques relevant to 
this work are described and other deposition techniques are summarised. Th in 
f i lm transistors and their fabrication techniques are discussed in Chapter 2. 
3.2 Thin films 
Historically, the physical dimension of thickness was used to draw a distinction 
between thin and thick films — the boundary was commonly taken at 1 pm 
1]. More appropriately, films are classified as th in or thick depending on 
whether they exhibit surface-like or bulk-like properties. Some th in films, 
for example, have a strength of around 200 times that of the annealed bulk 
sample, and several times that of cold worked material. Electrically, as a 
metal film thickness becomes of the same order as the electron mean free path, 
the effective conductivity is reduced due to scattering of electrons at the film 
surface [2 . 
Th in films are used in many fields, for example: optical reflective and anti-
reflective coatings; electronic devices like capacitor dielectrics or field effect 
transistors; hard coatings for cutt ing tools; and corrosion-resistant coatings [1 . 
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3.3 Thermal oxidation 
Resistance heater Filtered air 
Ceramic comb 
support 
or H j O 
+ carrier 
gas 
Sihcon wafers 
G G G O O G O O G G O G O 
[\ Fused quartz 
furnace tube Fused quartz boat 
To vent 
End cap (quartz) 
Exhaust 
Figure 3.1: Basic thermal oxidation setup [3 . 
The thermal oxidation of silicon is a key ste]5 in the fabrication of silicon 
semiconductor devices. I t is also commonly used in the fabrication of OTFTs 
as the silicon and silicon oxide provide a very good combination of gtite and gate 
dielectric. A l^asic thermal oxidation setup is shown in figure 3.1. The silicon 
wafers are held vertically in a quartz boat and are subjected to a flow of pure 
dry oxygen, or water vapour, at a temperature of 900-1200°C. The following 
reactions describe the thermal oxidation of silicon in oxygen or water vapour: 
Si(s) + 02(g) 
Si(s) + 2H20(g) 
Si02(s) 
Si02(s) + 2H2(g) 
Dry oxidation 
Wet oxidation 
Oxides grown in dry oxygen have the best electrical properties; however con-
sideral^ly more time is required to grow the same oxide thickness at a given 
temperature in dry oxygen than in water vapour. The oxides used in this work 
were of the order of 100 nm in thickness, and therefore were grown using dry 
oxidation. 
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Oxide Silicon 
'!i(^'l~Co)_ ^ Fs = kC^ 
F2 = Deff(Co - C ,)/.Xo 
In steady state, Fi = F2 = F3 
Figure 3.2: Model for the oxidation of silicon (adapted f rom [4]). 
The Si/Si02 interface moves into the silicon during the oxidation process 
— this creates a, fresh interface region, w i t h any surface contamination on the 
original silicon ending up on the oxide surface [3]. 
The Deal-Grove model [4] describes mathematically a general relationship 
for the thermal oxidation of silicon. Figure 3.2 shows a model of a)i Si/Si02 
interface and surface, w i th an oxide thickness x^^. The oxidant must go thro\igh 
the following stages: 
1. I t is transported f rom the oxidising gas to the outer surface where i t 
reacts or is adsorbed. 
2. I t is transported across the oxide film towards the silicon. 
3. I t reacts at the silicon surface to form a new layer of Si02. 
The model further assumes that the fluxes of oxidant in the above steps are 
identical (i.e. a steady stat.e has been reached). 
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The flux of oxidant f rom the gas to the vicinity of the outer surface is 
F,=hiC*-Co) (3.1) 
where h is a gas-phase transport coefficient, Co is the concentration of the 
oxidant at the outer surface of the oxide at any given time and C* is the 
equilibrium concentration of the oxidant in the oxide. C* can be related to 
the partial pressure of the oxidant in the gas by Henry's Law*: 
C* = Kp (3.2) 
The flux of oxidant across the oxide layer is given by Pick's First Law of 
Diffusion^: 
F2 = -D^t,^ (3.3) 
ax 
at any point x wi th in the oxide layer, where Detj is the effective diffusion 
coefficient and dC/dx is the concentration gradient of the oxidant in the oxide. 
In the steady state, F2 is constant at any point in the oxide film (i.e. dF^/dx = 
0). Consecjuently, the concentration of the oxidant is linear, and therefore the 
flux is 
F2 = D , , ^ ^ (3.4) 
.To 
where xo is the thickness of oxide at a given time, and Cq and C / are the con-
centrations of oxidant in the oxide at the oxide surface and Si/Si02 interface, 
respectively. The coefiicient Dca incorporates effects of space charges due to 
ionic transport species — i t has been shown that if oxide thickness is large 
enough compared to the space-charge regions, Defr is approximately twice the 
actual diffusion coefficient [4,6]. A t the Si/Si02 interface, the oxidation rate 
is proportional to the concentration of the oxidant, so the flux is given by 
F 3 = kC, (3.5) 
*At a constant temperature, tlie amount of a given gas dissolved in a given type and 
volume of liquid is directly proportional to the partial pressure of the gas in equiUbrium 
wit i i that liquid 
^The particle flow per unit area is directly proportional to the concentration gradient of 
the particle [5] 
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where k is the rate constant for the oxidation reaction. 
Due to the steady-state condition, Fi = F2 = F3 . Using equations 3.4 and 
3.5, C'i can be eliminated so the flux becomes 
.To + Don/k 
(3.6) 
The rate of oxide growth is given by the flux divided by the number of 
molecules, of the oxidant that are incorporated per unit volume of the 
oxide layer, so 
(3.7) 
DeffCo dxp _ F 
dt ~ N ~ N {xo + D^n/k) 
A t a time /, = 0, XQ = Xi, which corresponds to the in i t ia l thickness of oxide 
on the surface of the wafer, this gives 
x1 + Axi = BT (3.8) 
or 
3 ^ X o A 
' B B 
T 
=> .'Co + -^'0^ = B{t + r) 
where A = 2D^n/k, B = 2DefiCo/iV, and r = x]/B + AxJB. 
This leads to the solution 
.x-o(^ ) = 0.5/1 
45 , 
(3.9) 
(3.10) 
(3.11) 
For short times, w i th ( i + r ) <C A^/AB 
B 
Xo{t) 
A 
(3.12) 
Oxide growth is proportional to time, and the ratio B/A is called the linear 
(growth) rate constant. The growth rate is l imited by the reaction at the 
silicon interface. 
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For long times, where /, :§> A'^/iB and t ^ T 
xo{t) = y/Wi, (3.13) 
Oxide growth is jjroportional to the square root of time, and B is the parabolic 
rate constant. The growth rate is l imited by the diffusion through the existing 
layer. 
Both the parabolic and linear rate constants have a temperature depen-
dence of the form of an Arrhenius relationship: 
D = Doexp(^^^ (3.14) 
where F A is the activation energy for the reaction. 
Experimentally, measured results agree wi th this model over a wide range 
of oxidation conditions [3,4,6,7 . 
3.4 Deposition techniques 
There exist a number of methods of forming or depositing thin films. Methods 
that have been used for the work contained in this thesis are described in the 
following sections, while section 3.4.6 gives a brief outline of other deposition 
methods. 
3.4.1 Vacuum sublimation / thermal evaporation 
Vacuum sublimation, or thermal evaporation, is a common deposition tech-
nique for depositing metals and small organic molecules. A schematic diagram 
of a vacuum evaporation system is shown in figure 3.3. 
The first evaporated thin films were probably the deposits that Faraday 
obtained by exploding gold wires in atmospheres of oxygen and hydrogen [9]. 
Further experimentation in the 19th century was stimulated by interest in 
the optical phenomena associated wi th th in films. For a number of decades 
evaporated th in films were only the domain of academic intei'est unti l the 
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Figure 3.3: Schematic diagram of a thermal evaporation system (from [8]). 
development of vacuum equipment had progressed enough to allow large-scale 
applications and control of fllm properties [10 . 
Although vacuum evaporation is referred to as a single process, i t consists 
of several distinguishable steps, which are outlined below. 
Evaporation of source material 
The first step is the transition of a condensed phase, either solid or liquid, into 
the gaseous state. This may be treated as a macroscopic or atomistic phe-
nomenon: the macroscopic approach is based on thermodynamics; the latter 
on kinetic theory of gases. 
In thermodynamics, the condensed and gaseous states of materials are char-
acterised by functions dependent on pressure, temperature, volume and mass. 
In a state of thermodynamic equilibrium, the condensed and gaseous states 
exist at the same temperature and in contact wi th each other without under-
going net clianges — i.e. the amounts of evaporating and condensing material 
are equal. Under these conditions, solids and liquids have characteristic vapour 
pressures which are functions of temperature. 
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The transformation of a condensed phase into vapour involves the conver-
sion of thermal energy supplied to the evaporant into mechanical energy as 
represented by the expansion into vapour. This thermal energy may be sup-
plied in a number of ways. Resistive heating, often of a tungsten filament or 
boat, is used to deposit metals and a number of small organic molecules. This 
method is not particularly efficient as it generally heats up a larger area of the 
holder than is in contact wi th the evaporant — i.e. a lot of the heat is wasted. 
In an electron-beam deposition system, a stream of electrons is accelerated 
through a high voltage (5-10 kV) and focused on the evaporant surface. Most 
of the electrons' kinetic energy is converted into heat and temperatiu'es exceed-
ing 3000°C may be obtained [10]. Since the energy is concentrated on an area 
of the surface of the evaporant, the rest of the evaporant can be maintained 
at a lower temperature, thus reducing interactions between the evaporant and 
support materials. 
According to the Second Law of Thermodynamics, the conversion of ther-
mal to mechanical energy is l imited because a fraction must go to increasing 
system entropy. This conversion is most efficient if the change occurs reversibly. 
The most common way of expressing the energy balance of reversible phase 
transitions is 
AG = AH -TAS (3.15) 
where G is the Gibbs' Free Energy, H the enthalpy, T the temperature, and 
S the entropy associated wi th the process. A G constitutes a quantitative 
measure for the driving force associated wi th a system change f rom one state 
to another: knowledge of AG thus makes i t possible to determine the stability 
of one state relative to another. I f there is no driving force, two states are at 
equilibrium, so by stipulating A G = 0, the values of the macroscopic variables 
can be derived. In the case of a pure condensed phase in contact w i th its own 
vapour, the resulting relationship defines the equilibrium pressure of a material 
as a funct ion of temperature. 
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The Clausius-Clapeyron Equation* describes the change in equilibrium 
vapour pressure w i t l i temperature for a system: 
dp Hg - H, 
dT T{Vg~\Q 
(3.16) 
where p is the equilibrium vapour pressure and V the molar volume, and the 
subscripts c and cj denote condensed and gaseous phases, respectively. To solve 
this, i t is assumed that Vc can be neglected because i t is very small compared 
to Vg, and the vapour is assumed to be an ideal gas. Hg — He is the molar 
heat of evaporation, A g H . Replacing Vg using the ideal gas law§ the equation 
becomes 
* = ^  P.17) 
p RT^ 
where R is the universal gas constant. This can be integrated to give 
A H 
\np ^ + constant (3.18) 
I f the evaporation is treated as an atomistic phenomenon, based on the 
kinetic theory of gases, then a number of properties of the evaporant can be 
described, such as the rate of evaporation and the directionality of evaporating 
molecules. A fu l l derivation can be found in [10, Chajjter 1 . 
The Hertz-Knudsen equation gives the most general form for the evapora-
tion rate equation: 
^ = a,{2Trm.kTrHp*~p) (3-19) Aedt 
which described the number of molecules, dA^e, evaporating f rom a surface area 
Ae during a time dt. This is equal to the im])ingenient rate of molecules on 
a surface, {27rmkT)~^^'^p, w i th the pressure p replaced wi th the equilibrium 
vapour pressure p* minus the hydrostatic pressure p of the evaporant in the 
gas phase. T is the temperature of the material, m the mass of a molecule of 
material and k is Boltzmann's constant, a,; is introduced to relate the observed 
' A derivation is given in [10] and is therefore not reproduced here 
^pV = nRT; however, as molar volumes are being used, n, the number of rnoleculcjs, is 
taken as part of the volume term; hence pVg ~ RT 
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evaporation rate wi th the theoretical evaporation rate {ay = 1). The rate is 
reduced due to a certain niuiiber (1 — Q,;) of vapour molecules that contribute to 
the evaporant pressure but not to the net molecular flux f rom the condensed 
to the vapour phase — Knudsen argued this was due to molecules on the 
evaporating surface being reflected back into the gas rather than incorporated 
into the l iquid. The theoretical maximum evaporation rate occurs when p = 0 
— i.e. no evajiorating molecules return to the smface. 
The mass evaporation rate f rom a solid (derived by Langmuir in 1913 [11]) 
is given by mult iplying the molecular evaporation rate by the mass of an indi-
vidual molecule, thus giving the Langmuir expression 
r = = ^ , ^  p (3.20) 
M a t e r i a l transport from source to substrate 
Because of collisions wi th ambient gas atoms, a fraction of the vapour atoms 
wi l l be scattered. From kinetic theory, the mean free path of gas atoms is 
given by 
kT 
X = — — ^ (3.21) 
where d is the diameter of the molecules. Thus as the pressure is reduced, 
the mean free path increases. For common gases (O-2, N 2 , etc.) the mean free 
path is approximately 0.1 \im at atmospheric pressure, 10 cm at 10"'^ mbar, 
and 100 metres at 10"*^  mbar [10,12]. Since collisions are statistical events, 
the actual free paths vary: the distribution of these is given by the exponential 
decay f imct ion 
TV / - / \ 
^ = o x p ( - ) (3.22) 
where N/NQ is the fraction of molecules which have not suffered a collision as 
yet after travelling a free path of length /. According to equation 3.22, 37% of 
all molecules traverse a distance at least as long as the mean free patl i without 
^Tlie mean free path is tlie average distance molecules travel between collisions 
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being deflected — i.e. 63% of tlie molecules w i l l have been deflected in a 
distance less than the mean free path. Thus, to keep collisions and deflections 
of the evaporant minimised between the source and substrate, the mean free 
path of the molecules must be considerably larger than the soiu'ce-substrate 
distance. 
Keeping a low pressure also reduces contamination f rom reactions between 
the source and residual atmosphere. 
Deposit ion on the substrate 
Figure 3.4 illustrates the various stages of f i lm growth on a substrate. The 
substrate surface is covered wi th a number of adsorption sites and a, molecule 
becomes bound to one of these w i t h a characteristic energy. The adsorbed 
atoms may still re-evaporate or migrate to adjacent adsorption sites, or single 
atoms may combine with others. Once a group of atoms reaches a certain size, 
i t is more likely to grow than decay: the formation of these stable 'islands' 
is known as nucleation. Individual 'islands' continue to grow by the addition 
of more single hopping atoms. Eventually, the 'islands' coalesce wi th their 
neighbours to form an interlinking network; the uncoated areas diminish unt i l 
a single continuons f i lm is formed. This may not occur unt i l a large amount 
of ma.terial has been deposited (a thickness of a number of nm) [12 . 
The thickness of the deposited f i lm wi l l , depending on the geometry of the 
evaporating system, vary along the substrate. For a point source and plane 
substrate (illustrated in figure 3.5), the deposition rate varies as (cos^)/?"^, 
where r is the radial distance of the substrate f rom the source and 9 is the 
angle between the radial vector and the normal to the substrate. The derived 
equation, giving the film thickness d as a function of the distance f rom the 
central point of the substrate, I, is 
1 
do h 
(3.23) 
where CIQ is the film tliickness at the central position on the substrate (where 
vapour condenses normally) and is the normal distance of the point source 
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(a) single atom arrives (e) growth 
mm' 
cross-section 
(b) migration/re-evaporation (f) growth 
(c) combination of single atoms (g) coalescence 
(d) nucleation (h) uniform film 
Figure 3.4: St ages of growth of a thermally evaporated f i l m (taken f rom [12]). 
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Figure 3.5: Evaporation geometry f rom a point thermal evaporation source 
onto a plane substrate (taken f rom [12]). 
to the substrate. The effect of thickness variation can be minimised by using 
a larger area source [12 . 
The structure of an evaporated f i lm wi l l depend on a number of deposition 
parameters, outlined below. Evaporated films tend to follow the substrates on 
which they are evajjorated, so any defects on the substrate would be repro-
duced in the f i lm. The substrate temperature is one of the most important 
parameters in f i l m growth — a higher substrate temperature provides more 
kinetic energy to the condensing molecules, so they have enough energy to 
move to a site of lower surface potential and form a preferred structure; i t has 
been found that the crystal growth of pentacene is improved by keeping the 
substrate at an elevated temperature [13,14]. However, at much higher sub-
strate temperatures, re-evaporation may occur. W i t h a faster deposition rate, 
the higher arrival rate of atoms on the substrate means there are many atoms 
moving across the surface and and nucleation rate is high; thus films deposited 
quickly tend to have a smaller grain size than those deposited more slowly. A t 
high rates, the films can become amorjDhous as the atoms do not ha.ve time to 
migrate across the substrate before being buried by other atoms. The variation 
of grain size wi th deposition rate (source temperature) is reported in section 
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Figure 3.6: Schematic representation of s])in-coating (taken f rom [8]). 
5.2.3. The residual gas atmosphere in the chamber also has an effect on film 
quality — more residual gases give a greater chance of the gases being trapped 
in the formed film. Additionally, there is a greater chance that the evaporated 
molecules are deflected before they land on the substrate, or that a chemical 
reaction between the evaporant and the residual gases occurs [1 . 
3.4.2 Spin-coating 
Spin-coating is a common technique in microelectronics and organic electron-
ics, used to deposit a polymer film, ini t ial ly dissolved in an appropriate solvent, 
onto a substrate (this technique is commonly used to deposit photoresist onto 
silicon wafers). Figure 3.6 outlines schematically the spin-coating procedure. 
Init ially, a quantity of solution is applied to a substrate that is held onto the 
spin coater by means of a vacuum chuck. The substrate is then spun at a slow 
speed (around 250-500 rpm) to disperse the solution evenly onto the wafer. 
After this dispersion step, the substrate is accelerated to a high angular veloc-
ity (around 1000-6000 rpm), held at this speed for 10-60 seconds, and rapidly 
brought to rest. During the high-speed spin, centrifugal forces force the liquid 
radially outwards. Excess material is driven off the edge of the substrate, the 
remainder is retained as a th in surface layer by surface tension and viscous 
forces [15]. The film is normally then baked for a time (commonly between 
two and around twenty minutes) to drive off any residual solvent. Films pro-
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duced using spin-coating are found to be very uniform in thickness, except at 
the periphery of the substrate. 
A theoretical model for the process is described in [16]. This model assumes 
a Newtonian f lu id (linear relationship between shear stress and shear rate) 
is rotat ing on an infinite plane. Coriolis forces and gravitational gradients 
are neglected [17]. Using cylindrical polar co-ordinates {r,9,z) w i t h origin at 
the centre of rotation, and the plane spinning at angular velocity uj, the z 
dependence of the radial velocity v of the l iquid at any point (?', d, z) can be 
found by equating the viscous and centrifugal forces per unit volume so that 
- r / | ^ = pu'r (3.24) 
where ?; is the viscosity of the l iquid, p the liquid density, and v the velocity 
v{z) in the f direction. Equation 3.24 can be integrated using the boundary 
conditions that D = 0 at the surface-liquid interface (z = 0), and dv/dz = 0 at 
the surface of the f i lm [z = h) where the shearing force must vanish. Therefore 
' ^ - ' " " ' ' ' ' ^ p u ^ h z ) (3.25) 
V \ 2 
The radial flow q per unit length of circumference is 
. ! \ , . ^ ' ^ (3.26) 
37? 
To obtain a differential equation for h, the equation of continuity is applied 
dh d{rq) 
dt dr 
Thus, substituting in equation 3.26 results in 
(3.27) 
| = (3.28) 
dt T or ^ ' 
where K — pw^/3??. 
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In the case where //. is independent of r (i.e. a uniform distribution of the 
film"), equation 3.28 becomes 
d ^ 
dt 
-2Kh:' (3.29) 
=^h = r (3.30) 
where the constant /?.o, which is independent of r , corresponds to the ini t ia l 
heigfit of a fluid layer. I f t is large (i.e. AKhlt 3> 1), then equation 3.30 reduces 
to: 
37? ' 
h = (3.31) 
which shows that the film thickness is independent of the in i t ia l height of licjuid 
on the substrate. 
As the solution of equation 3.28 is uniquely determined when h is given at 
time t, = 0, i t follows that equation 3.30 is the solution corresponding to an 
ini t ial ly uniform distribution h. = IIQ: thus, i f the in i t ia l distr ibution of fluid is 
uniform, i t wi l l remain so wi th time, as the thickness is decreased. Equation 
3.30 shows that a fluid layer decreases in thickness by a factor l / \ / 2 in a time 
wliich shows that a thicker layer w i l l reduce in height more raj i idly than a 
thinner one. Thus any non-uniformity in the ini t ia l distr ibution would be 
removed as centrifugation continues. This is borne out by the general solution 
of equation 3.28, which can be found in [16 . 
The above derivation has assumed a Newtonian fluid. There has been work 
produced in deriving eciiuxtions for non-Newtonian fluids: Acrivos et al. [18 
have solved the general form of eciuations describing the flow of a power-law 
non-Newtonian fluid on a rotat ing disk. 
I This is borne out by experimental evidence [II 
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Figure 3.7: A schematic of a sputtering system (taken f rom [8]). 
3.4.3 Sputter coating 
Sputtering is based on the momentum exchange of accelerated ions incident on 
a target of source material [12]. This causes some of the surface atoms to be 
ejected from the target and end up deposited on any solid close to the target. 
Although sputtering was discovered in 1842 by W. R. Grove, and was used for 
depositing films as early as 1877, sputtering as a method for depositing thin 
films wi th controlled properties has only gained momentum since the 1950s [2 . 
A schematic of a sputtering system is shown in figure 3.7. The sputtering 
chamber is evacuated and filled wi th an inert gas (normally argon). A DC 
potential of several k V is applied between the target (cathode) and the anode, 
to which the substrate is attached. This potential difference causes the gas to 
ionise, and the positive ions are accelerated to the target and cause sputtering 
of the atoms, which end up deposited on the substrate. 
The rate of sputtering can be increased by increasing the gas pressure, 
which causes the number of ions and discharge current to increase. However, 
as the pressure is increased, the atoms suffer more collisions and are prevented 
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f rom reaching the anode. Therefore, an opt imum pressure needs to be found 
to balance tlie mean free path of the atoms and the sputtering ra,te — this has 
been found to be in the range of 25-75 mbar [12 . 
For sputtering insulating materials, a DC potential cannot be used due to 
the accumulation of positive surface charges on the target, thus stopping the 
gas ions f rom hi t t ing the surface. In this case, an RF alternating current must 
be used. 
The principal advantages of sputtering are that almost any material can be 
sputtered, and that because no heating is required, materials that are either 
diff icult to evaporate, or would dissociate on heating, can be deposited [12 . 
Detailed descriptions of sputtering can be found in various books on th in 
films, e.g. Chapters 3 and 4 of [10], or Chapter 4 of [2 . 
3.4.4 Langmuir-Blodgett deposition 
The Langmuir-Blodgett (LB) deposition technique involves the vertical move-
ment of a solid substrate through the monolayer/air interface. In 1919, I rv ing 
Langmuir reported that a monomolecular oil film could be deposited on a 
glass surface by dipping the substrate into water covered wi th a monomolecu-
lar film (oleic acid), and slowly withdrawing the substrate [19]. Further work 
by Katharine Blodgett found that other oils could be made to adhere to glass 
substrates by applying a surface pressure to the film, and wetting the glass 
wi th acid or alkaline water [20]. Fiu-ther developments made i t possible to 
deposit multiple layers on glass and metals [21,22]. 
The materials used in L B deposition are normally amphiphilic (possessing 
a hydrophihc head group and hydrophobic tail) [1]. Three diff^erent deposi-
tion methods are possible wi th L B deposition: X-type, where a monolayer 
is transferred on the clownstroke only and molecules are aligned head-to-tail 
wi th the tail on the substrate; Z-type, where a monolayer is transferred on the 
upstroke only and molecules are aligned as wi th X-type, but wi th the head on 
the substrate; and Y-type, where a monolayer is deposited on each traversal 
of the monolayer/air interface, and the molecules stack in a head-to-head and 
tai l- to-tai l j jattern [23 . 
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3.4.5 Self-assembly and Layer-by-Layer deposition 
Layer-by-layer deposition using the self-assembly technique is described in de-
ta i l in a paper by Decher et al. [24]. In this technique, a positively charged 
planar surface is immersed in a solution containing an anionic polyelectrolyte. 
This causes a monolayer to be adsorbed onto the surface. Due to the high 
concentrations of polyelectrolyte, a number of ionic groups remain exposed to 
the interface wi th the solution, thus the charge is reversed. The substrate is 
then rinsed in water, and immersed in a solution containing a cationic poly-
electrolyte. A monolayer this electrolyte is adsorbed, and hence the original 
charge is restored. 
The steps can be repeated in a cyclic fashion, tlms multilayer assemblies of 
the electrolytes can be buil t up on the substrate. 
3.4.6 Other deposition techniques 
A number of other deposition techniques exist, which are outside the scope of 
this thesis to describe fully. A list of a few extra deposition techniques wi th a 
short description is provided for the sake of completeness. 
I n k j e t print ing is a useful deposition method for large areas of polymeric 
films. A solution of the polymer to be deposited replaces the ink in a standard 
(or very sliglitly modified) Inkjet printer, and droplets of the polymer (of the 
order of a few pi per drop) are forced out of the nozzle. The physical properties 
of the polymer solution must be matched to a specific printer: the viscosity 
must be low enough to allow for rapid refilling of the nozzle, whilst the surface 
tension must be sufficiently high to hold the ink in the nozzle without dripping 
[12]. 
Sol-gel processing involves the suspension of a solid in a l iquid, the removal 
of the l iquid, and finally the densification of the solid [8]. This has been used 
to form highly dense films of ceramics and glasses. Sol-gel processing allows 
potentially higher puri ty and homogeneity compared wi th traditional glass 
melting or ceramic powder methods, and allows the processing to take place 
and much lower temperatures [25 . 
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Electroplat ing is a common deposition method, having been known for 
at least a hundred years. The apparatus consists of an anode and a cathode 
immersed in a suitable electrolyte [10, Chapter 5]. As current is passed through 
the electrolyte, the anode material is deposited on the cathode. The mass 
deposited per unit area is given by the equation M = JtEcr, where J is the 
current density, t is the deposition time, E is the electrochemical equivalent 
(from the second law of electrolysis), and q is the current efficiency, which is the 
ratio of the experimental to theoretical weight deposited. Some metals cannot 
be deposited in an aqueous electrolyte, as other (non-deposition) reactions are 
more probable. This can sometimes be avoided by the use of non-aqueous 
media, for example molten baths of metal salts. 
Anodisat ion is a similar technique to that of electroplating, but, rather 
than the anode metal ionising and depositing on the cathode, oxidation occurs 
on the anode (through reaction w i t h water), resulting in a film of anodic oxide. 
The increasing resistance as the oxide grows causes a continuous decrease in the 
electrolytic current [8], therefore the thickness can be controlled by applying a 
constant voltage and let t ing the current reduce to a negligible value. Anodis-
ation is a useful technique for forming protective coatings over an underlying 
metal to protect i t f rom atmospheric oxidation or chemical corrosion, and for 
creation of dielectrics (e.g. tantalum oxide for use in capacitors) [2, Chapter 
5 . 
Electroless plating was invented by A. Brenner and G. E. Riddell in 1946 
who were attempting to electrodeposit a nickel-tungsten alloy on the inside 
of a tube [2, Chapter 1]. To decrease the extent of anodic oxidation, they 
added a hypophosphite to the bath, and placed the anode inside the tube. 
This led to the plating of the tube both inside and out, even without any 
electric current. I t had then been found that materials that do not normally 
accept electroless plating, were able to do so if washed in a jjalladium chloride 
solution. This technique permits plating on selected areas and inside holes 
where electroplating is accomplished wi th difficulty. 
C h e m i c a l reduction is used to deposit metals without involving electrode 
potentials. A substrate is is placed into a solution of the metal salt, and the 
metal is precipitated out by the use of a reducing agent. This technique is 
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commonly used for silvering mirrors: the silver is in an ammoniacal solution 
of silver nitrate, and is subsequently precipitated by the addition of a reducing 
agent such as sugar, sodium potassium tartrate, or formaldehyde [2, Chapter 
1 . 
C h e m i c a l V a p o u r Deposit ion ( C V D ) is based on the decomposition 
and/or radical generation of chemical species [26, Chapter 11]. The desired ma-
terial is deposited directly f rom the gas phase onto the surface of the substrate. 
C V D systems can operate at atmospheric pressure, often used for deposition 
of the silicon dioxide passivation layer in integrated-circuit processing: as hot-
wall, low-pressure systems ( L P C V D ) , commonly used to deposit polysilicon, 
silicon dioxide and silicon nitride; and in a plasma reactor: the primary advan-
tage of the plasma-enhanced C V D (PECVD) process is that the formation of 
the plasma permits the reaction to take place at low temperatures [5, Chapter 
6 • 
Atomic L a y e r Deposit ion ( A L D ) , or Atomic Layer Epitaxy (ALE) 
is a modification of the C V D technique. Reactant vapours are let into the 
deposition chamber as alternating pulses; between these pulses, the chamber 
is purged using an inert gas. A L D relies on the fact that all the process steps 
are saturative — i.e. a tightly-bound monolayer is chemisorbed on the surface, 
and the purging steps remove the excess molecules f rom the chamber. Thus 
the next gas wil l only encounter the surface monolayer wi th which i t reacts. 
A L D allows for accurate and simple film thickness control, uniformity over 
large areas, and high film qualities at relatively low temperatures [27 . 
I o n plating [28] is a deposition method where the substrate is made a high 
voltage sputtering cathode, while the metal to be deposited is evaporated from 
a suitable filament, as in thermal evaporation techniques. A n inert gas plasma 
is contained in the plating chamber, between the source and substrate — the 
plasma, along wi th the cathode, acts as a sputtering system, and hence is able 
to remove surface contaminants and barrier layers before film deposition. For 
a film to form, i t is necessary for the deposition rate to exceed the sputtering 
rate: in materials that do not sputter easily (such as ahmiiniiun), this problem 
is not important; for other materials (such as gold), the problem matters and 
dejjosition parameters need to be appropriately controlled [10 . 
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E p i t a x y describes the growth technicjue of arranging atoms in single-
crystal fashion upon a crystalline substrate so that the lattice structure of 
the newly grown film duplicates that of the substrate [29, Chapter l ] . This 
allows extremel}' pure films to be grown whilst being able to control dopant 
levels. The three types of epitaxial processes are vapour-phase (VPE), in which 
the crystal film is deposited f rom a gas (in the case of silicon growth, the gas is 
silicon tetrachloride in hydrogen); liquid-phase (LPE) , in which a crystal film 
is deposited from the liquid phase: this allows depositions of different materi-
als on the same substrate, and therefore can be used to make heterojunctions 
(e.g. Ge-Si, GaAs-GaP); and molecular beam epitaxy ( M B E ) , in which crys-
ta l growth is achieved in an ultrahigh vacuum environment (< 10"^ mbar) 
through the reaction of multiple molecular beams wi th a heated single-crystal 
substrate. Although M B E is a very slow process (around 1 monolayer/second), 
i t allows very fine control over the composition of the crystal film, and con-
siderably better structural resolution in the direction of growth compared to 
V P E and LPE. 
3.5 Summary 
A brief introduction to thin films has been given. Formation methods of th in 
films that have been used in this work have been described; other formation 
methods have been summarised. 
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4 
Experimental Methods 
4.1 Introduction 
This chapter provides a description of the techniciues used for fabricating and 
characterising the semiconducting materials and complete devices. Sections 
4.2 and 4.3 describe the fabrication process for the transistors used in this 
work. Deposition methods for the dielectric, semiconductor and contacts have 
been described in section 3.4. Sections 4.4 and 4.5 outline the techniques used 
for the optical, physical and electrical characterisation of the devices. 
4.2 Device Fabrication 
This section describes the methods for fabricating devices. The precise steps 
to make individual devices are given in chapters 5, 6 and 7. A l l the work was 
undertaken in a class 1000 clean room. 
4.2.1 Substrate preparation 
For electrical and physical characterisation of the organic semiconducting ma-
terial, glass microscope slides were used as substrates. For electrical charac-
terisation of the transistors, highly doped Ul -or ien ta t ion and 110-orientation 
silicon wafers, purchased f rom Siltronix (prime grade, single-side polished), of 
resistivity around 10"'^ Qcm, were used. 
67 
CHAPTER 4. EXPERIMENTAL METHODS 68 
In both cases, the substrates were cleaned in peroxymonosulphuric acid 
(Caro's acid) for 30 mimit(>s to remove any organic residues, and then rinsed 
thoroughly in deionised water. The acid was prepared by reacting hydrogen 
peroxide w i t h sulphuric acid in a 1:1 ratio: 
H2O2 + H2SO4 H2SO5 + H2O 
As this is a strong oxidising agent, a th in layer of oxide is formed on the silicon 
wafer [1]; this was removed by placing the wafers in 4% hydrofluoric acid unt i l 
the surface was rendered hydrophobic. 
4.2.2 Dielectric preparation 
Oxidisation 
Silicon dioxide dielectrics were prepared using dry thermal oxidation. A tem-
perature profile for the furnace was obtained, and the results are shown in 
figure 4.1. 
1030 
10 1.5 
Inches o f rod f r o m furnace m o u t h 
20 25 
Figure 4.1: Furnace temperature profile at nominal temperature of 1030°C. 
Freshly cleaned silicon wafers were placed into the mouth of a furnace 
heated up to 1050-1060°C under 2 1/minute nitrogen gas flow for 10 minutes. 
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The wafers were pushed to the centre of the temperature 'flat zone' of the 
furnace and left for a further ten minutes. The nitrogen flow was then t inned 
off, and oxygen was let into the furnace at a flow rate of 3 1/minute for the 
duration of the oxidation (around 90-100 minutes). Once the time had elapsed, 
the oxygen flow was turned off, the nitrogen flow restored, and the furnace 
allowed to cool to its standby temperature of 620°C. After a further 15 minutes, 
the wafers were I'emoved fi 'om the fiu'nace. 
This process resulted in Si02 thicknesses of around 120-130 nm, as mea-
sured by ellipsometry. 
To improve transistor mobilities, the silicon oxide surface was treated w i t h a 
silanising agent (see section 2.6). Two alternative silanising methods were used: 
in one, the wafer was placed in a solution of 2% DMDS in 1,1,1-trichloroethane 
(supplied by V W R ) until the surface was rendered hydrophobic; in the otlier, 
HMDS (98%, supplied by Acros Organics) was coated on the wafer for ap-
proximately one minute, then spun off and the wafer rinsed under deionised 
water. 
Spin coating 
Polymethylmethacrylate (PA'IMA) dielectrics were spin-coated using a Laurell 
Technologies WS-400B-6NPP/LITE spin-coater. A solution of 2.5% P M M A 
(secondary standard grade, supplied l^y Sigma-Aldrich), molecular weight 93K, 
in anisole (supplied by Chestech) was prepared, and placed onto a clean silicon 
wafer. The wafer was ini t ial ly spun at 500 rpm for five seconds for in i t ia l 
P M M A dispersal, followed by a spin at a higher speed for 30 seconds to reduce 
the P M M A to the desired thickness. The wafer was then baked at 120°C for 
two minutes to cure the P M M A . 
Sputter coating 
Hafnium Oxide (Hf02) dielectrics were deposited on silicon wafers (both freshly 
cleaned and w i t l i a ~ 5 n m Si02 film) using a Mantis Deposition L td . sputter 
coater. The deposition chamber was evacuated to a pressure of around 3 x 10"^ 
mbar, at which time 60.8 standard cubic centimetres/minute (seem) of argon 
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gas, and 1 seem of oxygen gas was let into the chamber: this resulted in a 
deposition pressure of around 8 x 10"'^ mbar. The substrate was heated to 
200°C or 300°C, and slowly rotated to ensure a more even deposition across 
the surface. A jjlasma was created using a 250W RF power source which 
allowed the Hf02 to be deposited f rom the target to the substrate at a rate of 
0.05 - 0.07 A / s . 
The hafnium oxides were deposited at the National Technical University of 
Athens, as part of a collaborative project between the N T U A and the Univer-
sity of Durham. 
4.2.3 Semiconductor deposition 
The organic materials were deposited by thermal evaporation onto substrates 
held at room temperature using an Edwards Auto306 evaporator (shown in 
figure 4.2). The materials were evaporated f rom a ceramic resistively-heated 
oven, w i th a working range of up to 500°C. Tiie chamber was evacuated to 
a pressure of less than 10"^ mbar, then approximately 30 nm of the material 
was deposited at a rate of around 0.05-0.1 nm/s, as measured using a quartz 
crystal senso]' connected to an Edwards F T M 7 f i lm thickness monitor. 
4.2.4 Contacts 
To form the source and drain contacts, 30-40 nm gold was evaporated onto 
the semiconducting layer using an Edwards 306 thermal evaporator, through 
a. Kapton shadow mask mounted on a brass plate, at a pressiu'e of aroimd 
5 X 10"^ mbar. The mask is shown in figure 4.3. The deposition rate and f i lm 
thickness were monitored by a quartz crystal sensor connected to an Edwards 
F T M 7 f i lm thickness monitor. 
A gate contact was made to the silicon wafer by removing oxide f rom the 
back of the wafer, and using conductive silver paste to attach aluminium foil 
to the wafer. 
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Figure 4.2: Photograph of Edwards Auto306 evaporator. 
Figure 4.3: Shadow mask for patterning a set of transistor devices (channel 
length of 50 pm and wid th of 1.1 mm) . 
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4.2.5 Lithography 
Ex]3eriments using lithographic techniques are described fully, where relevant, 
in chapter 5. A n overview of lithographic processing is given here for the sake 
of completeness. 
Shipley S1813 photoresist was applied onto the surface of a freshly oxidised 
wafer, and then spun at 500 rpm for 5 seconds for init ial dispersal, followed 
by a spin at 3700 rpm for 30 seconds to obtain the desired thickness of resist. 
The wafer was baked at 95 °C for 2 minutes to soft-bake the resist. The resist 
was exposed to U V light for 10 seconds, through a mask, using a Karl-Siiss 
401000 mask aligner, and then developed using Microposit 351 developer, in a 
1:3 ratio of developer to deionised water. After any further processing on the 
patterned wafer, the remaining resist was stripped off using acetone, followed 
by a rinse in propan-2-ol and deionised water. 
4.2.6 Plasma etching 
After stripping the photoresist, some oxide surfaces were subject to an oxygen 
plasma treatment. This was performed in a YES-500 plasma etcher, using a 
partial pressure of 1.6 mbar and a delivered power of 200 W. The substrates 
were placed on a floating electrode and subjected to the plasma for 17 mirmtes. 
4.3 Standard device layout 
Figure 4.4a shows a schematic representation of the transistors fabricated for 
this work. Tliese were fabricated in a top-contact configuration: the semicon-
ductor was deposited on top of the dielectric, and source-drain contacts were 
evajjorated on top of the semiconductor through a contact mask. This resulted 
in contacts w i th a channel lengtli of 50 i im and wid th of 1.1 mm. The silicon 
wafer was used as a common gate for all the devices. Figure 4.4b shows a 
photograph of a finished device. 
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Figure 4.4: Schematic and photograph of transistor. 
4.4 Physical characterisation 
4.4.1 Ellipsometry 
Ellipsometry uses the change in the state of polarisation of light reflected f rom 
a substrate to measure, non-destructively, the thickness and refractive index of 
films [2, Chapter 11]. A schematic representation is shown in figure 4.5. The 
change in polarisation is dependent on the optical constants of the substrate, 
the angle of incidence of the light source, the optical constants of the film, and 
the film thickness. The thickness, therefore, can be determined by knowing or 
otherwise measuring the other parameters. 
To measure film thicknesses, a Rudolph Research A u t o E L - I V ellipsometer 
was used. The monochromatic light source was generated using a white light 
source, and a filter, allowing wavelengths of 632.8 nm, 546.1 nm, or 405.0 nm 
to be used. Most of the film thicknesses reported in this work were measured 
at 632.8 nm. 
4.4.2 Absorption Spectroscopy 
Absor]:)tion spectroscopy measures the amount of light absorbed by a mate-
r ia l across a range of wavelengths. The intensity of light passing through an 
absorbing material is reduced according to the Beer-Lambert Law [4]: 
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Figure 4.5: Schematic representation of an ellipsometer. [3 
/ = /nlO -ale a 
4nk 
(4.1) 
where / is the intensity of light after passing through the material, IQ is the 
intensity of the incident light, / is the distance the light travels through the 
material, c is the concentration of absorbing species i n the material, a- is the 
absorption coefficient of the absorber, and k is the extinction coefficient. Equa-
tion 4.1 is often wri t ten as 
(4.2) ^ = logio J 
where A = ale is the absorbance of the sample. 
The optical absorption spectra were measured using a Perkin-Elmer Lamb-
da 19 U V / VIS / NIR spectrophotometer. The spectrophotometer's light 
source emitted a beam in the wavelength range 300 nm to 900 nm, wi th the 
absorption measured at each wavelength in steps of 1 nm. A baseline was 
recorded using two clean glass slides in the reference and measurement beam. 
The slide in the measurement beam was replaced wi th the sample-coated slide, 
while the slide in the reference beam remained for background correction. 
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4.4.3 Atomic Force Microscopy 
A n atomic force microscope allows detailed surface profiles to be obtained. 
Figure 4.6 illustrates the principles of operation. 
Cont ro l sof tware and 
feedback control 
Feedback 
signal to 
control 
canti lever 
pos i t ion 
Pho to -
detector 
Canti lever 
Sample 
Figure 4.6: Schematic diagram of an A F M [5 . 
A Veeco Digi tal Instruments Dimension 3100 A F M was used to produce 
surface scans for f i lm morphologies. The A F M consists of a sharp t ip attached 
to a cantilever [6]. As the t ip approaches the surface of the material, forces 
between the surface and the t ip cause the cantilever to deflect — this deflection 
is measured by the reflection of the laser moving relative to the photodetector. 
A feedback loop is used to keep the t ip f rom crashing into the sample surface 
by keeping the t ip a certain distance f rom the sm^face. I n contact mode, the 
force between the t ip and the surface is kept constant during scanning by 
inaintaining a constant deflection. In TappingMode^'^, the cantilever is driven 
to oscillate near its resonant frequency [7]. When the t ip approaches the 
surface, the amplitude of the oscillation changes; the height of the cantilever 
is adjusted to maintain a set oscillation amplitude, and can therefore be used 
to image a surface without coming into contact w i t h i t , thus soft surfaces that 
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Figure 4.7: Schematic of the three-terminal transistor measurement setup. 
may be damaged by physical contact of the A F M t ip may be scanned. The 
atomic force micrographs shown in this work were taken using TappingMode^". 
4.5 Electrical characterisation 
Two-terminal and three-terminal electrical measiu'ements were made using a 
PC-driven HP 4140B picoammeter and DC voltage source. The measurements 
were made in air under ambient light in an electrically grounded metal sam-
ple chamber; connections to the sample were made using gold ball probes. 
A l l electrical connections between the 4140B and the probes were screened 
to minimise noise interference. A schematic of the three-terminal transistor 
measurement setup is shown in figure 4.7, and a photograph of the sample 
chamber is given in figure 4.8. 
Voltage scan rates were 1 V steps at 1 V every 2 seconds. Ti-ansistor trans-
fer characteristics were obtained by sweeping the gate voltage f rom off to on, 
and back again, while holding the source-drain voltage constant. Output char-
acteristics were obtained by holding the gate voltage constant while sweeping 
the source-drain voltage, and repeating the sweep and different gate voltages. 
Transistor mobilities were obtained f rom f i t t i ng a straight line to a plot of the 
square root of the output saturation currents against gate voltage. Threshold 
voltages were obtained by plot t ing the square root of the transfer characteristic 
current against voltage, and f inding the voltage intercept of the linear portion. 
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Figure 4.8: Photograph of the measurement sample chamber. 
4.6 Summary 
The methods used for substrate preparation and transistor fabrication have 
been provided. Methods used for characterising th in films have been described, 
as has the electrical measurement technique for complete transistors. 
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5 
Pentacene/Si02-based OTFTs 
5.1 Introduction 
Pentacene is a common small molecule organic semiconductor used in OTFTs, 
largely due to its good hole mobility, comparable to that of amorphous silicon, 
and its easy of deopsition by thermal evaporation. 
The physical characterisation of pentacene is init ial ly presented, w i th re-
sults consistent wi th published literature. Ini t ia l transistor devices exhibited 
poor hole mobilities; these have been attr ibuted to the structure of the evap-
orated pentacene films. Improvements in the device fabrication and organic 
deposition conditions lead to an improvement in the mobil i ty of around two 
orders of magnitude. The treatment of the silicon oxide dielectric surface prior 
to pentacene deposition was found to be very important — X-Ray Photoelec-
tron Spectroscopy measurements confirmed that organic contamination on the 
surface of the Si02 caused charge trapipng and thus resulted in devices wi th a 
large hysteresis in the transfer characteristic. Incorporating gold nanoparticles 
between the silicon oxide and pentacene resulted in large charge trapping; this 
effect was used in the investigation of memory device [1 . 
The pentacene used in the investigation was purchased f rom Sigma-Aldrich 
w i t h a puri ty of 99.9%, and used wi thout any further purification. Al though 
most of the results were obtained using pentacene films deposited in the Ed-
wards Auto 306 organics evaporator (see section 4.2.3), some of the results 
have been obtained using an evaporator designed and bui l t in the School of 
Engineering — this evaporator is described ful ly in [2 . 
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5.2 Physical characterisation of pentacene 
5.2.1 Chemical structure 
Pentacene is a linear acene, consisting of five benzene rings. The chemical 
structure is shown in figure 5.1. 
(a) Pentacene molecule (b) 3D representation o f pentacene 
Figure 5.1: The pentacene molecule. 
5.2.2 Absorption spectrum 
Figure 5.2 shows the absorption spectrum of pentacene (90 nm thick) on a 
glass slide. The spectrum shows an absorption peak between 620 and 690 nm, 
and the pentacene is transmissive in the blue region (between 320 and 540 nm). 
This is consistent w i th the colour of the film, as can be seen in figure 5.3. The 
spectrum is comparable to one obtained by [3], indicating that the pentacene 
molecule did not dissociate during evaporation. There is a major absorption 
peak at 680 nm, wi th the 'shoulder' starting at around 700 nm; this wavelength 
corresponds to an energy of around 1.8 eV, and thus the absorption can be 
at tr ibuted to being due to the pentacene molecule's bandgap (1.82 eV [4]); 
photons of this energy are absorbed by electrons in the H O M O band, which 
are then excited into the L U M O band. 
5.2.3 Film morphology 
One of the biggest infiuences on carrier mobif i ty in a semiconductor device is 
the size of the crystals formed during deposition. W i t h i n a crystal, electrons 
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Figure 5.2: Absorption spectrum of a 90 nm th in f i l m of pentacene between 
300 and 900 nm. 
Figure 5.3: Photograph of a 133 nm pentacene th in f i lm on glass slide (38 mm 
X 25 mm). 
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are fair ly free to move around. However, in a polycrystalline material, charge 
carriers get trapped in the grain bonndaries, which serve to reduce the effective 
mobil i ty (see section 2.5.3). 
Figure 5.4a shows an atomic force microscope ( A F M ) scan of pentacene 
evaporated at a pressure of approximately 2.15 x lO"' ' mbar and a source 
temperature of 174°C, at a rate of 0.05-0.1 nm/s. I t can be seen that pen-
tacene forms a polycrj'stalline strncture, w i th dendritic grains. The grains are 
approximately 1 - 1 . 5 y m in diameter. 
Pentacene evaporated at a lower temperature of 154°C, at a rate of 0.03 
nm/s, has a larger grain size of around 2-3 \im in diameter; at 147°C, w i t h a 
deposition rate of around 0.015 nm/s, i t was also found to have a 2-3 inn grain 
size. Evaporating at a higher temperature (203°C, wi th an evaporation rate 
of 1.5 nm/s) ga,ve the film structure shown in figure 5.4b. Only small irregular 
grains, around 150-200 nm in diameter, are observed: no dendritic structure is 
apparent, as i t is w i th the slower evaporated pentacene. The small grains are 
most likely caused by the condensing pentacene molecules not being able to 
migrate to a site of lower surface potential (thus forming a crystal structure) 
before further molecules bury the ones already on the surface. This is consis-
tent w i th [5], where i t was reported that flash evaporating pentacene resulted 
in small irregular grains, along w i t h low mobilities for TFTs. The home-built 
evaporator was only able to flash evaporate organic material as i t was not 
possible to control the evaporation process properly; hence all early devices 
fabricated and reported on in this thesis possess relatively low mobilities. 
5.3 Electrical characterisation 
To measure the electrical conductivity of pentacene, a set of equidistant gold 
contacts (1.4 rmn separation, 75.5 mm long) were evaporated through a shadow 
mask onto a 90 nm thick pentacene layer on a glass microscope slide. For 
comparison to the conductivity of glass, a set of chrome/gold contacts were 
evaporated onto a clean glass slide. 
In-plane currents at voltages varying between 4-50 V and -50 V (in steps of 1 
V , starting at 0 V ) were measured across a number of the contacts in a number 
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Figure 5.4: 5 pm x 5 jim AFM scans of evaporated pentacene. 
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Figure 5.5: I-V characteristics for peiitacene in various environments, and for 
a glass slide in ambient light. 
of environments — darkness, ambient lab light, imder a 60 W incandescent 
bulb, and in a nitrogen atmosphere. Figure 5.5 gives an indication of the 
resistance of the pentacene film in the various environments between a pair of 
adjacent contacts. As can be easily seen from the graph, the number of charge 
carriers are significantly increased in the presence of light. This is expected 
from the absorption spectrum, which has an absorption peak at around 680 
nm, corresponding to an energy of around 1.8 eV, the bandgap of pentacene 
(1.82 eV [4]). 
Applying linear regression to the I-V curves yields a resistance for pentacene 
of 1.12 X 10'^ for measurements taken in the dark, whereas under a 60 W 
incandescent bulb, the resistance decreases by a factor of four, to 2.75 x 10^° 
Q. For comparison, the resistance between adjacent contacts on a clean glass 
slide was 1.3 x 10^^ ^ . 
Given that the resistances of the glass slide and the glass shde with pen-
tacene are very similar, no conclusions can be drawn as to how much of the 
current is carried by the pentacene and how much by the glass itself. However, 
there is evidence that the presence of light increases the number of charge car-
riers in the pentacene, and hence in this state, there is current being carried 
by the pentacene film. 
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5.4 Transistor measurements 
5.4.1 Initial experiments 
The first devices fabricated during the course of this work were fabricated 
on 0.1 Qcm sihcon wafers, with the pentacene being deposited in the home-
built organics evaporator. Typical cliaracteristics are shown in figure 5.6.With 
a channel length of 70 pm and width of 1.6 mm and Si02 thickness of 105 
nm, and using equation 2.29, a mobility of 6.3 x lO'"' cm^/V/s is obtained. 
Although this value is low, it is comparable to the mobilities obtained in [5] for 
flash evaporated pentacene (10~'' cm^/V/s, rising to 2 x 10~"' cm^/V/s after 
annealing). AFM scans (see section 5.2.3) confirm the relatively small grain 
size, which explains the low mobility. 
5.4.2 Silane treatment 
One of the ways of improving transistor mobilities is to modify tlie dielectric 
surface (indeed the dielectric surface appears to be crucial in the jDerformance 
of Si02/pentacene transistors; see section 5.4.6); this causes the electronic 
properties (e.g. surface states) of the semiconductor/dielectric to be modified. 
It has been reported [6] that treating the Si02 surface with a silaiiising agent 
improves the device performance (see also section 2.6). 
Two sets of transistors were fabricated on 0.1 Qcm Si wafers: to provide 
a fair comparison, the oxides were grown, and the pentacene and contacts 
were evaporated, at the same time. One of the oxidised wafers was placed 
into a dimethyldichlorosilane (DMDS) solution until the surface was rendered 
hydrophobic. Excess silanising agent and solvent were removed from the wafer 
by rinsing it in acetone, isopropanol, and deionised water. 
It was found that the saturation currents for the DMDS treated wafer were 
approximately 60% higher than those of the untreated wafer. This resulted 
in a mobility of 5.0 x 10"'^  cm^/V/s for the untreated wafer, and 8.9 x 10""^  
cm^/V/s for the DMDS treated wafer — the DMDS treatment increased the 
mobility by approximately 80%. 
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Figure 5,6: Characteristics of initial devices fabricated. 
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5.4.3 Improving the gate 
A higher mobihty transistor was falDricated by replacing the 0.1 Clem resistivity 
silicon wafer with a 10"' Qcm resistivity wafer. The saturation currents were 
found to be an order of magnitude greater than those of previous devices; the 
mobility was 0.105 cm^/V/s, an order of magnitude greater than that reported 
in section 5.4.2. 
5.4.4 Effect of grain size 
As described in section 5.2.3, the grain size of pentacene should have a signifi-
cant effect on the mobility of the transistors. It has been shown in the previous 
sections that flash evaporated pentacene, which does not form a good crystal 
structure, yields low mobilities (of the order of 10"" - 10~^ cm^/V/s). When 
a good crystal structure was formed (as seen in figure 5.4a), the mobilities 
increased significantly. Figure 5.7a shows the I-V characteristics of a device 
fabricated on pentacene with a 2-3 ]un crystal size (similar in structure to the 
pentacene shown in figure 5.4a). The mobility can be extracted by plotting the 
square root of the saturation current against gate voltage, as given in figure 
5.7b, which gives a mobihty of 0.54 cm^/W/s. Although this is not the high-
est value reported in the literature, it is a respectable value for a transistor 
fabricated without any optimisation (e.g. holding the substrate at an elevated 
temperature during pentacene deposition [5,7-10]). Compared to the initial 
devices fabricated (section 5.4.1 and figure 5.6), it can be seen that the output 
currents are an order of magnitude larger, even with reduced gate voltages. 
The shape of the I-V curve is also closer to that of an ideal transistor (figure 
2.13). 
With a transistor fabricated on pentacene with a grain size of around 0.5 
luu, the mobility of transistors was below 0.2 cm^/V/s; thus demonstrating 
that the larger the crystal grains, the higher mobility is obtained. 
The grain barrier boundary model can be apj^lied to these devices to obtain 
the trap-free mobility and trap density. Figure 5.8 shows the Levinson plot 
(ln(/D/Vc:) against l/Vc; in the linear region of the transfer characteristic) for 
the off-on sweep (at -20 V source-drain voltage) of the device shown in figure 
5.7. Using equation 2.32, and taking the semiconductor thickness as 30 nm 
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Figure 5.7: Characteristics of device fabricated on pentacene with 2-3 pm 
crystal size. 
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Figure 5.8: Levinson plot for linear region of transistor. 
and room temperature to be 294 K, this gives the trap density as 6.27 x 10^ ^ 
cm"^. Using equation 2.31, at a gate voltage of -20 V, this gives the potential 
barrier height, EB, to be 15 meV, and the trap-free mobility, /.IQ, to be 0.98 
cmVV/s. 
5.4.5 Improving the gate contact 
The contact to the gate (the Si wafer) for the devices reported above had been 
made by removing silicon oxide from the back of the silicon wafer with a di-
amond pen and attaching aluminium foil to the exposed silicon using silver 
paste. However, the mobility of the transistors could vary as much as by a fac-
tor of three across the wafer. Figure 5.9 shows FV characteristics between two 
electrodes of silver paste, 20 mm long and 4 mm wide, with 15 mm separation, 
on a clean sihcon wafer. As can be seen, the silver paste provides a non-Ohmic 
contact to the silicon. When two aluminium contacts were evaporated a sim-
ilar distance apart, they were found to produce a good ohmic contact to the 
silicon, with a very low resistance (data not shown). 
To evaporate aluminium directly onto silicon, it was necessary to etch se-
lectively part of the silicon oxide, whilst leaving the rest of the oxide intact for 
use as the gate dielectric. One method that was attempted involved etching 
the back side of the silicon wafer in a reactive ion etcher. Devices subsequently 
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Figure 5.9: I-V characteristic for silver paste contacts on silicon. 
fabricated on such wafers exhibited very large hysteresis in the transfer char-
acteristics, as shown in figure 5.10. Another disadvantage of etching wafers in 
the RIE was the difficulty in patterning the silicon oxide for selective etching. 
An alternative method of etching back the sihcon oxide was to use hydroflu-
oric acid. This required the front side of the wafer to be protected from the 
acid. Shipley S1813 photoresist was therefore spin-coated onto the front of the 
wafer, and baked at 95°C for 15-20 minutes, which made the resist resistant to 
HF. After the oxide was etched away, the photoresist was removed with ace-
tone and isopropanol. Ti-ansistors fabricated on these wafers exhibited very 
similar hysteresis effects to those fabricated on wafers that had been etched in 
the RIE. The origin of this hysteresis is discussed in section 5.4.6. 
5.4.6 Si02 surface treatment 
The large hysteresis reported in section 5.4.5 could be attributed to treatment 
or modification of the silicon oxide surface. Smith and Hill [10] reported that 
treatment of the sihcon oxide with an oxygen plasma after cleaning with or-
ganic solvents served to considerably reduce hysteresis. It was decided to see if 
a similar effect could be observed when fabricating transistors after removing 
the photoresist in a number of ways [11 . 
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Figure 5.10: Transfer characteristics at -20 V source-drain voltage for RIE-
etched wafer. 
S1813 photoresist was spin-coated onto silicon wafers with 135 nm ther-
mally-grown oxide, at a speed of 500 rpm for 5 seconds for initial dispersal, 
followed by 3700 rpm for 30 seconds to reduce to the desired thickness (1.3 pm); 
the resist was then soft-baked at 95°C for 2 minutes. The resist was stripped 
off in the following ways, after which transistors were fabricated (the gate 
contact being made to the silicon with silver paste): Microposit 1112A strip-
per*; 1112A stripper followed by an oxygen plasma; acetone and isopropanol; 
acetone and isopropanol followed by Caro's acid^; acetone and isopropanol fol-
lowed by oxygen plasma; and acetone and isopropanol followed by Caro's acid 
and oxygen plasma. The oxygen plasma had a partial pressure of 1.6 mbar and 
a delivered power of 200 W; the substrates were placed on a floating electrode 
and subjected to the plasma for 17 minutes. 
Figure 5.11a shows the off-on and on-off transfer curves for an FET that 
had photoresist removed with just acetone and propanol. The square root of 
the drain current is plotted as a function of the gate voltage, and the threshold 
voltage is defined as the voltage intercept of a fit to the linear portion. A shift 
sist 
*1112A stripper is commonly used in the semiconductor industry for removing photore-
^Caro's acid is used to remove organic residues: see section 4.2.1 
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Figure 5.11: Transfer characteristics for devices where the photoresist was 
removed with acetone and propanol, optionally followed by an oxygen plasma 
treatment. 
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Preparation Vu, (off-on) (V) Vu. (on-off) (V) AVu, (V) 
1112A stripper 6.34 -1.64 7.98 
1112A stripper, oxygen 31.98 11.08 20.90 
plasma 
Acetone and isopropanol 11.30 1.63 9.67 
Acetone and isopropanol, 6.49 -2.48 8.98 
Caro's acid 
Acetone and isopropanol. 3.21 -0.563 3.77 
oxygen plasma 
Acetone and isopropanol. 8.77 3.57 5.20 
Caro's acid, oxygen 
plasma 
Table 5.1: Average hysteresis and threshold voltages for the various device 
preparations. 
in threshold voltage is clearly evident. For comparison, figure 5.11b shows the 
oflf-on and on-off transfer curves for a FET where the resist was removed using 
acetone and propanol, followed by a plasma treatment. Although there is still 
a shift in threshold voltage, this shift has been considerably reduced. Table 
5.1 summarises the average hysteresis in the I - V measurements for each type 
of pre])aration. 
The threshold voltage shifts can be attributed to charge trapping at the 
semiconductor/gate dielectric interface. The threshold voltages shift according 
to the relation A V T H = —QUM/COX [12], where A V T H is the threshold voltage 
shift, Qint the interface charge, and Cox the oxide capacitance per unit area. 
As a positive gate bias is applied, electron trapping states on the interface 
become populated. This, therefore, causes a positive shift in the threshold 
voltage. As the gate voltage is made more negative, more holes are induced to 
balance the stored charge. When the gate voltage is swept from negative to 
positive (on-off scan), it starts from hole accumulation and no stored negative 
charge. Hence for the same gate voltage, the extra holes result in a larger drain 
current for the off-on sweep [9 . 
The negative threshold voltages for the on-off sweep can be attributed to 
hole trapping at the interface: similar results have been reported by Smith and 
Hill [10] when cleaning Si02 surfaces prior to pentacene deposition. 
The results may be explained if the origin of the electron traps is at-
tributed to organic contaminants on the surface of the silicon oxide: removal 
of the photoresist with acetone and isopropanol still results in a large number 
CHAPTER 5. PENTACENE/SIO2-BASED OTFTS 94 
of residual organic molecules trapped on tlie oxide surface. Oxygen plasma 
cleaning is widely used in the semiconductor industry to remove organic con-
taminants during wafer processing as the plasma is very efficient at removing 
these residues. This does not explain the results obtained with the 1112A 
stripper, where the plasma treatment increased the hysteresis. This is most 
likely due to the chemical composition of the stripper, which contains a number 
of inorganic compounds [13 . 
To verify if the origin of the traps was due to organic residues on the ox-
ide surface, X-Ray Photoelectron Spectroscopy (XPS) measurements were ob-
tained for hexamethyldisilazane (HMDS) treated silicon oxide surfaces where 
the photoresist had been stripped off with acetone and isopropanol only, and 
where the acetone and isopropanol had been followed by an oxygen jDlasma. 
The XPS measurements were performed using a VG ESCALAB I I electron 
spectrometer equipped with an unmonochromated Mg Kai 2 X-ray source 
(1253.6 eV) and a concentric hemisplierical analyser. Photoemitted electrons 
were collected at a takeoff angle of 30° from the substrate normal, with elec-
tron detection in the constant analyser energy mode (CAE, pass energy 20 eV). 
Each XPS spectrum was referenced to the C(ls) hydrocarbon peak centred at 
285.0 eV and fitted using Marquadt minimisation computer software to a linear 
background with equal full-width at half-maximum Gaussian components. 
If the traps were due to organic residues, it would be exjjected to see a 
much lower carbon content on the surface of the plasma-cleaned oxide. 
Table 5.2 shows the results of the XPS measurements on the two samples. 
The results clearly show a reduction in carbon for the plasma-cleaned sample, 
supporting the theory that the charge trapping was caused by organic contam-
ination. The surface stochiometry has not changed significantly after plasma 
cleaning (0:Si ratio was 2.07 before plasma cleaning, and 2.14 after plasma 
cleaning), showing the plasma does not alter the silicon oxide structure. The 
results are therefore indicative of a reduction in surface contamination. 
Figures 5.12 and 5.13 show the Si(2p) and 0( ls) spectra for both sam-
ples. It can be seen that the spectra before and after plasma treatment do not 
change, apart from a shift to higher binding energies. This shift may be at-
tributable to the silicon existing in a more electropositive environment — the 
increase in electronegative oxygen atoms from tlie plasma depletes the silicon 
of electrons. The origin of the difference of the shift of the 0( l s ) peak (0.5 
eV) and the Si(2p) peak (1 eV) is unknown. 
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Preparation Elemental Composition (%) 
Carbon Oxygen Silicon 
Acetone and Isopropanol 11.7 59.5 28.8 
Acetone and Isopropanol, 7.8 62.8 29.4 
oxygen plasma 
Table 5.2: XPS summary for plasma-cleaned and non-plasma cleaned Si02 
surfaces. 
Without plasma treatment • 
With plasma treatment * 
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Figure 5.12: Si(2p) spectra for samples cleaned in acetone and isopropanol, 
optionally followed by an oxygen plasma. 
Figure 5.14 shows the C(ls) spectrum for the plasma-cleaned sample. In 
addition to the C(ls) peak at 285 eV, there is another peak at 300.3 eV, with 
a similar intensity. This binding energy is similar to that of Ra(4f) (299.0 
eV) or Y(3p3) (299.2 eV) [14], however it is very unlikely to be one of these 
elements due to the experimental methods used to produce the samples. The 
origin of the peak therefore remains unknown, although it is believed to be 
due to surface contamination of the Si02. The binding energies of the C(ls) 
peaks do not shift after a plasma treatment, although the reduction in carbon 
on the surface results in a lower intensity peak at 285 eV. 
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Figure 5.13: 0( ls ) spectra for samples cleaned in acetone and isopropanol, 
optionally followed by an oxygen plasma. 
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Figure 5.14; C(ls) spectrum for sample cleaned in acetone and isopropanol, 
followed by an oxygen plasma. 
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Figure 5.15: Schematic of a transistor with the gate contact on the top side of 
the substrate. 
5.4.7 A transistor with an improved gate contact 
Having established that plasma cleaning was able to reduce significantly hys-
teresis in the transistor, it was attempted to fabricate another transistor with 
a gate contact directly on to the silicon wafer, using the structure shown in 
figure 5.15. 
SI813 was spun onto a freshly oxidised silicon wafer and baked for 2 minutes 
at 95°C. An edge of the wafer was exposed to UV light, and the resist then 
developed in Microposit 351 developer. The remaining resist was baked for 
a further 15 minutes at 95°C, to make the resist resistant to hydrofluoric 
acid. The wafer was placed in HF to strip back the exposed oxide; once the 
silicon was reached, the remaining photoresist was removed with acetone and 
isopropanol, and ~120 nm aluminium was evaporated onto the exposed silicon 
as a gate contact. The wafer was then subjected to a plasma clean, followed 
by an HMDS surface treatment, and pentacene and gold source-drain contacts 
were then evaporated. The results are shown in figure 5.16; the mobilities were 
around 0.17 cm^/V/s. However, the mobilities of devices across the wafer were 
found to be more consistent than those devices fabricated using silver paste 
for the gate. 
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Figure 5.16: Characteristics of a device fabricated with a gate on top of the 
substrate. 
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(Of f -On) Vu, ( O n - O f f ) 
Wi thou t nanoparticles 35.75 2.81 32.94 
W i t h iianoparticles 48.98 -2.68 51.66 
Table 5.3: Threshold voltages and shifts for devices incorporating gold 
nanoparticles and without nanoparticles. 
5.4.8 Gold nanoparticles 
I n all of the devices reported above, there is a leakage current flowing between 
source and drain terminals when a gate voltage is applied, even though 0 V 
was applied to the source. Jia et al. [15] have at tr ibuted a major source of this 
leakage current to the effective expansion of the source-drain electrodes from 
the conducting accumulation layer when unpatterned OTFTs are on. They 
found they could substantially reduce the leakage current to levels comparable 
to the leakage current through the Si02 dielectric by patterning the semicon-
ductor and l imi t ing the film to the channel area. Patterning the semiconductor 
had also previously been reported to reduce the leakage current [16]. Addi-
tionally, i t liad been reported (Molloy et al., unpublished work) [17] that the 
leakage current could be reduced by incorporating a layer of gold nanoparticles 
between the silicon oxide and the pentacene f i lm. 
Gold nanoparticles (Q-Au) of nominal diameter 10 nm were deposited by 
L B deposition onto HMDS-treated silicon oxide before pentacene and gold con-
tacts were evaporated. Figure 5.17 compares the transfer characteristics of a 
device w i t h and wi thout nanoparticles. Although the device without nanopar-
ticles has a large hysteresis, which could be attr ibuted to organic contami-
nation during the device fabrication, the device incorporating nanoparticles 
demonstrates a significant increase in the hj'steresis. Table 5.3 summarises 
the threshold voltages and threshold voltage shifts across a number of devices, 
wi th and without nanoparticles. As in section 5.4.6, the results are consistent 
wi th adding traps (both electron and hole) to the semiconductor / dielectric 
interface. Gold nanoparticles have been used as charge storage elements in 
memory devices [1,18-20], and hence act as good charge traps. 
Figure 5.18 shows the output characteristics of the devices shown in figure 
5.17. There is no significant reduction in the leakage currents between the 
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Figure 5.17: Transfer characteristics for devices incorporating nanoparticles 
and without nanoparticles, source-drain voltage of -20 V. 
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Figure 5.18: Output characteristics for devices w i t h and without nanoparticles. 
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devices incorporating nanoparticles and those without nanoparticles. However, 
the mobihty is reduced from 5.5 x lO""^ cn i^ /V/s to 5.7 x 10~'' cm^/V/s — 
an order of magnitude reduction. The low mobihties, even on the device not 
incorporating nanoparticles, could be at tr ibuted to flash evaporated pentacene 
— i.e. not having formed a good crystal structure during evaporation. 
5.5 Summary 
Physical and electrical characterisation were performed on pentacene thin 
films, wi th the reported results consistent w i th published data. Transistors 
using pentacene on silicon oxide have been fabricated; ini t ial ly wi th poor mo-
bilities, but w i th tlie mobilities improving as processing and understanding 
of the effects of Si02 surface treatments improved. Hysteresis in the devices 
was at tr ibuted to charge trapping at the Si02/pentacene interface (confirmed 
when incorporating gold nanoparticles into the device structure), w^hich was 
attr ibuted to organic contamination on the Si02 surface (confirmed by XPS 
measurements). The charge trapping due to gold nanoparticles was used in 
further research into organic memory devices [1 . 
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6 
Alternative gate dielectrics 
6.1 Introduction 
Althougl i silicon oxide is a common dielectric for fabrication of OTFTs, there 
are various arguments for replacing this material w i t h another. Silicon / silicon 
oxide devices suffer from a number of processing issues — high temperatures 
are needed to grow the oxide layer, and the silicon is bri t t le, so flexible devices 
cannot be fabricated in this manner. Replacing the Si02 wi th an organic insu-
lator that can be spin-coated or Inkjet printed is therefore desirable to be able 
to make these flexible transistors. Additionally, as silicon transistors become 
smaller, w i t h a corresponding reduction in gate dielectric thickness, gate leak-
age currents wi l l become significant, thus reaching the limits of Si02 [1]. The 
use of high-A; dielectrics, which would give a higher capacitance for an equiv-
alent thickness, has been the subject of a large amount of research; hafnium 
oxide has produced favourable results due to its high dielectric constant and 
good physical and chemical properties [2], both w i t h silicon transistors (new 
transistors f rom Intel and I B M are already incorporating Hf02 into their gate 
dielectrics [3]) and w i t h organic transistors using pentacene [4,5 . 
In this work, pentacene-based transistors have been fabricated using poly 
(methyl methacrylate) ( P M M A ) as an organic insulator, and hafnium oxide [k 
~ 25) as a high-A; dielectric. The devices have been characterised to compare 
their performance to devices fabricated on silicon oxide. 
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Figure 6.1: The P M M A molecule. 
6.2 PMMA dielectric 
Poly(metliyl methacrylate) (PMA'IA) was chosen as the organic dielectric due 
to its thermal and mechanical stability, high resistivity, and similar dielectric 
constant to that of silicon oxide [6]. Its molecular structure is shown in figure 
6.1. Additionally, P M M A has easily hydrolysed ester groups which make i t 
highly soluble, and hence suitable for spin coating. Section 4.2.2 details the 
deposition procedure of P M M A dielectrics. The work in this section has been 
carried out in collaboration wi th Ben Shuler, a final year project student [7 . 
A spin curve for the P M M A solution was init ial ly obtained in order to be 
able to spin a known thickness of dielectric. P M M A has a refractive index of 
1.496 at a wavelength of 632.8 nm [8]. The P M M A was spun on to freshly 
cleaned silicon wafers and the thickness was measured by ellipsometry. Figure 
6.2a shows the spin curve obtained. The curve has been found to fit well wi th 
spin-coating theory — as shown in figure 6.2b, the thickness was proportional 
to the reciprocal of the spin speed (ec]uation 3.30). 
Figure 6.3 shows the transfer characteristic for a transistor w i th a 124 
nm P M M A dielectric layer; the source-drain voltage was held at -20 V. The 
threshold voltage is around -4.5 V, and i t can be seen that there is very l i t t le 
hysteresis in this characteristic — the thresliold voltage shift is only 0.11 V . 
The current saturation at gate voltages below -20 V is most likely due to a 
current l imi t on the voltage source being activated. Figure 6.4 shows the out-
put characteristics and the square root of saturation currents plotted against 
gate voltage for the same device. The shape of the output curve is unusual 
when compared wi th ideal characteristics, or even the pentacene / Si02 de-
vices. Good saturation cmrents were obtained, wi th a. very definite transition 
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Figure 6.2: Spin curve for 2.5% P M M A (93k) in anisole. 
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Figure 6.3: Ti-ansfer characteristics at -20 V source-drain voltage of transistor 
on 124 nm P M M A dielectric. There is negligible hysteresis between the on-off 
and off-on curves (0.11 V ) . 
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Figure 6.4: Output characteristics of transistor on 124 nm P M M A dielectric. 
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between the linear and saturation regions. To obtain the mobility, the sciuare 
root of the saturation currents were plotted against gate voltage. Above the 
threshold voltage of-4.5 V, there is a linear dependence between the saturation 
current and the square of the gate voltage, as is predicted in simple transistor 
theory (equation 2.27). Applying linear regression to the above-threshold gate 
voltages, and using a dielectric constant for P V I M A of 3.9, yields a mobility 
of 0.21 cm^/V/s . This value is comparable to Si02-based transistors reported 
in previous sections. I t was found that when thinner P M M A films were used, 
transistor mobilities were correspondingly reduced — w i t h an 80 nm film, the 
transistors only had a mobility of 0.058 cm^/V/s . 
P M M A layers of 700 nm have succesfuUy been used in other works [6, 
9] (mobilities of 0.01 cm^/V/s and threshold voltages around -15 V ) . I t was 
therefore attempted to fabricate a transistor using a thicker P M M A layer. 
A 250 m g / m l solution of P M M A in anisole was spun for 50 seconds onto a 
clean silicon wafer: this film was measured to be 350 nm thick. Transfer and 
output currents for a typical transistor fabricated on this dielectric are shown in 
figures 6.5 and 6.6. Compared to the transistors fabricated on 124 nm P M M A , 
tlie currents are approximately three orders of magnitude smaller. This can 
be at tr ibuted to the thicker P M M A layer resulting in a smaller electric field 
being applied to the semiconductor, thus the reduced cvu^rents are observed. 
Addit ionally there is a larger threshold voltage shift, of approximately 3.61 
V. Although at the applied voltages, the currents did not saturate, the curves 
indicate the onset of saturation; further increasing the source-drain voltage 
should demonstrate f u l l saturation characteristics. When plot t ing the square 
root of the saturation current against gate voltage, the final values of the 
source-drain currents were taken as an approximation to the satiuation ciu'rent; 
the mobili ty calculated f rom this data was 4.55 x 10"^ cm^/V/s . 
From these results, i t can be seen that P M M A is a viable alternative to 
silicon dioxide as a dielectric material. I t appears that there should be an 
opt imum P M M A thickness to obtain an optimal transistor mobili ty without 
leakage occurring between the gate and source-drain contacts. However, fur-
ther investigation would be needed to determine an opt imum thickness. 
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Figure 6.5: Transfer characteristics at -20 V source-drain voltage of transistor 
on 350 nm P M M A dielectric. 
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Figure 6.6: Output characteristics of transistor on 350 nm P M M A dielectric. 
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Sample 
Silicon 
doping 
Si02 
thickness 
Substrate 
temperature 
HfOz 
F T M * 
thickness (nm) 
EUipsometer 
(nni) (°C) 632.8 
nm 
546.1 
nm 
P I P 4.81 300 30 55.3 — 
PIS P — 300 30 52.5 52.6 
P2 P 6.95 300 25 36.3 — 
P2S P — 300 25 37.0 35.0 
P3 P 4.22 300 15 26.0 — 
P3S P — 300 15 24.7 24.8 
P4 P 8.02 200 30 54.0 — 
P4S P — 200 30 55.4 53.8 
P5 P 5.52 200 15 29.53 — 
P5S P — 200 15 29.6 29.5 
N l n 4.25 200 25 47.3 — 
NIS n — 200 25 48.7 49.6 
N2 n 10.5 300 25 38.9 — 
N2S n — 300 25 39.5 40.2 
Table 6.1: Summary of hafnium oxide deposition parameters and film thick-
nesses. 
6.3 Hafnium oxide dielectric 
To investigate the performance of Hf02 / pentacene devices, hafnium oxide was 
deposited onto silicon substrates, as described in section 4.2.2. Ellipsometry 
was used to obtain a more accurate measurement for the HfOs tliickness than 
was given on the deposition chamber's film thickness monitor. The refractive 
index was obtained using the Cauchy formula r\.{X) = A-\- B / - \ - C/A'' wi th 
A = 1.875, B = 6.28 x 10^ nm^ and C = 5.80 x 10^ nm'' [10], giving n{632.8 
nm) = 1.894 and n(546.1 nm) = 1.903. Table 6.1 summarises the substrates, 
deposition parameters and HfOa thicknesses. 
In order to examine the surface of the hafnium oxide, atomic force mi -
crographs of a number of samples were taken: appendix C contains these 
micrographs. Figures 6.7, 6.8 a.nd 6.9 compare the morphology of a 1 pm x 
1 inn area of samples P I and P2 wi th Si02. Even thougli the hafniinn oxides 
on the samples were de]30sited under similar conditions, there is a significant 
difference in the morphology between the two samples. This may be at tr ibuted 
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Figure 6.7: 1 pm x 1 j i m A F M image of hafnium oxide, f rom sample P I 
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Figure 6.8: 1 pm x 1 pm A F M image of hafnium oxide, f rom sample P2 
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Figure 6.10: 1 pm x 1 ^im AFM image of pentacene deposited on hafnium 
oxide, from sample P I 
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Figure 6.11: 5 ym x 5 iim AFM image of pentacene deposited on hafnium 
oxide, from sample P I 
to a lack of fine control over the deposition procedure, resulting in large vari-
ations between samples. It can also be seen that the hafnium oxide surfaces 
are noticeably rougher than the thermally grown silicon oxide (the hafnium 
oxide samples have a mean roughness of 0.55 - 1.4 nm, whereas the silicon 
oxide sample has a mean roughness of only 0.16 nm). This roughness can be 
attributed to the deposition method and conditions — if the incident ions have 
low energy, they are less likely to migrate across the substrate surface to sites 
of lower surface potential (see section 3.4.1), and thus rougher surfaces result. 
Bhatt and Chandra [11] have reported this effect with sputtered SiOa films: 
increasing the RF sputtering power decreased the film roughness. 
Figures 6.10 and 6.11 show AFM images of pentacene evaporated at 160°C, 
at a rate of 0.03 - 0.1 nm/s. Although the evaporation rate was similar to that 
yielding dendritic grain structures on Si02 (figure 5.4a), only small pentacene 
grains are observed, around 200 nm in diameter. These are similar in size to 
grains observed in the 'flash' evaporated pentacene, shown in flgure 5.4b, but 
appear to have some evidence of a dendritic structure. 
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The reason for the much smaller grains on the hafnium oxide could be 
attributed to the surface morphology of the oxide. Due to the surface rough-
ness, when the pentacene molecules condense on the surface, thej' are unable 
to migrate to their preferred nucleation sites. As a result they are unable to 
form the larger dendritic structures that are seen on tlie flat thermally-grown 
silicon oxide. 
To make transistors, gold source-drain contacts were evaporated through 
a shadow mask, and a gate contact was established to the silicon with silver 
paste and aluminium foil. A number of devices under investigation appeared 
to be shorted between the gate and source-drain contacts; this was attributed 
to leaks through the dielectric la '^er. Figure 6.12a shows the transfer charac-
teristics of a device fabricated on substrate N2, with a source-drain voltage of 
-10 V. It can be seen that the current is modified by the field effect. Com-
pared to the highest performing pentacene device reported in this work (section 
5.4.4; figure 6.12b shows the transfer characteristic of this device), it can be 
seen that the currents in the hafnium oxide device are approximately four 
times the magnitude of the silicon oxide device, even with the reduced source-
drain voltage. The currents are proportional to the gate oxide capacitance: 
the increased dielectric constant and reduced thickness of the hafnium oxide 
compared to the silicon oxide increases Cox and thus tlie higher currents are 
observed. There is considerable hysteresis in all of the tested devices; treating 
the hafnium oxide surface with an oxygen plasma had no significant effect on 
reducing the hysteresis. This may be attributable to the rougher surface of 
the Hf02 compare to Si02 resulting in a larger number of charge traps that 
cause the liysteresis. A notable difference to the silicon oxide devices is that 
the hysteresis is anticlockwise rather than clockwise; i.e. the on-off threshold 
voltage has a smaller magnitude than the oft-on threshold. 
The threshold voltage shift for the device in figure 6.12a is 11 V,with both 
on-off and off-on threshold voltages being negative; this can be reasonably 
compared to a silicon oxide device cleaned with acetone and propanol, with 
an average threshold voltage shift of 9.7 V (section 5.4.6). Given AVxn = 
—Qint/Cox: where Q,„i is the interface charge and Cox = ^o^ox/dox'-. ^ox for 
hafnium oxide is larger than for silicon oxide, and d^x is smaller for the hafniimi, 
it can be seen that, to maintain a, similar A V T H , the liafnium oxide device will 
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Figure 6.12: Tr-ansfer characteristics of a pentacene device on HfOa and Si02. 
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Figure 6.13: Output characteristics of Hf02 device fabricated on substrate N2. 
The source-drain currents are independent of the source-drain voltage, so are 
most likely due to leakage between the gate and drain. 
have to have a larger interface charge than the silicon oxide device. Because the 
threshold voltages are both negative, and the off-on threshold voltage is more 
negative than the on-off threshold, the interface charge is opposite polarity to 
that of silicon oxide devices — i.e. the hafnium oxide contains hole traps rather 
than electron traps. As the gate bias is made negative, hole trapping states 
become populated, causing a negative shift in the off-on threshold voltage. 
When sweeping from on to off, extra electrons are induced to balance the 
stored holes, hence resulting in larger currents for the on-off sweep. 
Figure 6.13 shows the output characteristics of the device whose transfer 
characteristics are shown in figure 6.12a. The source-drain currents are inde-
pendent of the source-drain voltage, therefore are most likely due to leakage 
currents between the gate and drain contacts. 
Figure 6.14 shows the transfer and output characteristics of a device fab-
ricated on substrate N2S. The hysteresis is smaher than that of the device on 
substrate N2, with a threshold voltage shift of 5 V. The output characteristics 
show evidence of a linear region and a saturation region (above the gate thresh-
old voltage), however there is a large amotmt of hysteresis in the source-drain 
current. The mobility for this device may be obtained by plotting the square 
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Figure 6.14: Characteristics of transistor on 40 nm Hf02 dielectric. 
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root of the source-drain current against gate voltage from the transfer charac-
teristic, and using the gradient obtained in the linear portion in eciuation 2.29. 
For the off-on sweep, taking the dielectric constant of HfOa to be 21 [1] and 
the thickness to be 40 nm, this gives a mobility of 0.59 cm^/V/s. 
From the measured devices, it appears that it may be possible to fabricate 
transistors using only hafnium oxide as the dielectric, however, the quality 
of the deposited films would need to be improved. Current favourable results 
( [4,5]) have been obtained using an Al203/Hf02 two layer dielectric, deposited 
using atomic layer deposition. 
6.4 A transistor on a flexible substrate 
An attempt was made to fabricate a transistor on a flexible substrate. To 
ensure that the substrate was flat during processing, a silicon wafer was used 
to hold the substrate. 
Gold was sputtered onto a clean silicon wafer to assist in detaching the 
flexible substrate from the wafer. To form the substrate, five layers of Pyralin 
PI2525 polyimide, from HD Microsystems, were spin coated onto the wafer; 
each layer was spun at 500 rpm for 5 seconds, followed by 2300 rpm for 30 
seconds to give a 10 iim thick layer, then softbaked at 120°C for 30 seconds and 
150°C for a further 30 seconds. The polyimide was cured using the following 
cure profile: heating from room temperature to 200°C, ramp rate 4°C/minute 
in air; hold for 30 minutes at 200°C in air; heating from 200°C to 300°C, 
ramp rate 2.5°C/minute in nitrogen; hold for 60 minutes at 300°C in nitrogen; 
gradual cooling to room temperature [12]. 
360 nm of aluminium was evaporated on top of the polyimide to form the 
gate for the transistors. On top of this, ~350 nm of PMMA was spin-coated to 
provide the dielectric; this was baked for 2 minutes at 120°C. Pentacene and 
gold source-drain contacts were evaporated on top of the PMMA. To allow 
contact to the aluminivmi gate, some PMMA was removed using acetone. A 
photograph of the device is shown in figure 6.16. The transfer and output 
characteristics are given in figure 6.15. The transfer characteristic displays 
very low hysteresis (a 2 V change in the threshold voltage), and both off-on 
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Figure 6.15: Characteristics of transistor fabricated on polyimide substrate. 
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Figure 6.16: Photograph of a transistor on a polyimide substrate. 
and on-off threshold voltages are negative. The output shows reasonably good 
saturation at higher source-drain voltages, although there is a leakage current 
present. Using the saturation currents, and taking the dielectric constant of 
PMMA to be 3.9, the mobility comes out to be 1.5 x 10^'' cm7V/s. 
The characteristics and mobihty of this transistor were noticeably better 
than those reported for a transistor fabricated on a similar thickness of PMMA 
in section 6.2. It is likely that using a thinner dielectric layer would improve 
the device performance. 
6 . 5 Summary 
Experiments were undertaken to replace the silicon oxide dielectric with an 
organic dielectric and a high-fc dielectric. PMMA was found to behave reason-
ably weU as an insulator, with devices showing little hysteresis, and mobilities 
comparable to those fabricated on silicon oxide. Sputtered hafnium oxide was 
found to be non-ideal as a dielectric, with a number of devices either shorting 
out or showing no dependence between the source-drain voltage and current. 
One device that exhibited some transistor characteristics was found to have a 
mobility of 0.59 cm^/V/s, demonstrating that hafnium oxide could have good 
potential if deposited using an alternative method which would result in a non-
leaky dielectric layer. Finally, an attempt was made to fabricate a transistor 
on a flexible substrate using a PMMA dielectric. 
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7 
Dibenzothiophene-based OTFTs 
7.1 Introduction 
Although acenes (specifically jjentacene) are well known and often used or-
ganic semiconductors, other materials may be, and have been, used. The 
dibenzothiophene moiety has been the subject of some study, as it has been 
found to exhibit high hole mobilities of 0.15 cm^/V/s and device on-off ra-
tios of > 10^ [1] (see also section 2.4). Incorporation of an electron deficient 
dibenzothiophene-S',S'-dioxide group into a material will increase its electron 
affinity [2], thus offering a strategy for the design of ?i-channel devices. This 
chapter gives results for three materials based on the dibenzothiophene moiety, 
all synthesised in the Chemistry Department of the University of Durham. 
7.2 IR-35F 
7.2.1 Physical characterisation 
Chemical structure 
IR-35F (3,7-bis(dibenzothiophene-4-yl)-dibenzothiophene-S',5-dioxide 
(C36H20O2S3); molecular weight 580.74) is a dibenzothiophene-based molecule, 
incorporating the electron deficient dibenzothiophene-5,5-dioxide group. The 
chemical structure is shown in figure 7.1. 
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Figure 7.1: The IR-35F molecule. 
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Figure 7.2: AFM image of thermally evaporated IR-35F on glass. 
Film morphology 
Figure 7.2 shows an atomic force micrograph of a 30 nm thermally evaporated 
IR-35F film on glass. The morphology is similar to that of flash-evaporated 
pentacene (figure 5.4b), consisting of small, irregular grains, around 300 nm in 
size. Pentacene, evaporated under similar conditions onto glass had a grain size 
of 100-200 nm. The small grain structure is most likely due to the evaporation 
taking place in the home-built evaporator, which did not allow for fine control 
of the evaporation procedure. 
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Figure 7.3: Absorption spectra of IR-35F in DCM and evaporated film. 
Absorp t ion spectrum 
Figure 7.3 shows the UV-VIS absorption spectra of IR-35F in diclilorometh-
ane (DCM) and as an evaporated film. The two spectra are broadly similar, 
indicating the material did not dissociate during deposition, however some 
significant differences are apparent. The spectrum of the evaporated film is 
broader than that of the solution, with fewer well defined features. The evap-
orated film spectrum is also red shifted compared to the sohition. Similar 
effects have been reported for solutions and thin films of phthalocyanines and 
perylene [3, Chapter 5]: these were attributed to the formation of aggregates or 
interactions between molecules making up the solid film. The evaporated film 
starts absorbing around 420 nm, corresponding to an energy of 3.0 eV. This 
may be the band gap of IR-35F — electrons are excited from the HOMO to the 
LUMO bands at this energy; however, no other data are available to confirm 
this. Below 300 nm, absorption from the glass substrate becomes significant, 
and hence no useful absorption data for the film can be obtained. 
A photograph of a ~300 nm thick 1R-35F film (measured as a step height 
on an AFM) on a glass slide, next to a clean glass slide, is shown in figure 7.4. 
The film appears to be very pale yellow in colour. 
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Figure 7.4: Photograph of IR-35F on glass slide (75 x 25.4 mm each). 
7.2.2 Electrical characterisation 
To measure the electrical conductivity of 1R-35F, a set of gold contacts, 34.9 
mm long with 1.4 mm separation were evaporated through a shadow mask onto 
a 300 nm tliick 1R-35F layer on a glass microscope slide. In-plane currents at 
voltages varying between -50 V and -|-50 V (in steps of 1 V) were measured 
across a number of contacts in a number of environments. Figure 7.5 gives an 
indication of the resistance of the IR-35F film betwecni adjacent contacts in a 
rmmber of environments. The graph shows the film has very low conductivity 
- applying linear regression to the I-V curves yields a resistance of 2 x 10'^ 
n of 1R-35F under UV light*, and 3 x lO^^ Q fg^. ^j^g Q^^ er conditions. This 
increase in conductivity under UV light correlates to the increase in absorption 
of the molecule at shorter wavelengths. 
Given the resistances of the glass slide and glass slide with 1R-35F are very 
similar, no conclusions can be drawn as to how much of the current is carried 
by the IR-35F and how much by the glass itself. However, there is evidence 
that in the presence of UV light, the number of charge carriers in the IR-35F 
film increases, and hence some more current is carried by the 1R-35F. 
"The UV wavelength used was 253.7 nm 
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Figure 7.5: I-V characteristics for IR-35F in various environments, and for a 
glass shde in ambient light. 
The variation of conductivity with temperature follows the relation 
AE' 
a = aoexp kT 
(7.1) 
where AE is the activation energy k is Boltzmann's constant, and T is the 
temperature [4, Chapter 2]. Figure 7.6 shows a plot of In(coriductance) against 
1/T for both a clean glass slide and 1R-35F on a glass slide. The activation 
energy can be obtained from the gradient of the slope, AE/k. Using linear 
regression to obtain best-flt lines yields an activation energy of 1.13 eV for the 
clean glass slide, and 1.2 eV for the 1R-35F film. This confirms that it is likely 
that almost all of the current is going through the glass slide. 
7.2.3 Transistor device 
Transistor devices were fabricated in the top-contact configuration, using ~30 
nm IR-35F as the active layer, evaporated at a rate of ~0.1 nm/s. Figure 
7.7 shows the saturation transfer characteristics (source-drain held at -|-70 V) 
of one of the devices. An increase in current due to the field effect is evident 
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Figure 7.6: In(conductance) against temperature reciprocal for IR-35F film 
and glass. 
when a positive gate voltage is appHed. It can also be seen there is only a small 
hysteresis in the transfer characteristic. Plotting the square root of the drain 
current and fitting a line to the linear portion yields a threshold voltage of 4.8 
V for the off-on sweep, and 6.0V for the on-off sweep. The device therefore 
appears to act as an n-channel enhancement mode device, confirming the IR-
35F is an n-type semiconductor. 
The output characteristics are shown in figure 7.8. The devices exhibited 
good saturation, however the output characteristic outside the saturation re-
gion is non-linear. This can be attributed to contact effects between the metal 
contact and organic semiconductor, where the metal forms a Schottky barrier 
with the semiconductor, rather than an ohmic contact [5]. Plotting the square 
root of the saturation current against gate voltage to obtain mobility shows 
that the saturation currents do not conform to the simple transistor model: 
there appears to be a fourth order relationship between the saturation currents 
and the gate voltage. Attempting a linear fit to the curve results in a carrier 
mobility of 3.45 x 10"'' cm^/V/s [6]. Although this is very low, it is likely that 
it could be improved by improving the film deposition, which may possibly 
result in an improved crystal structure as with pentacene; or using a lower 
work function metal, such as aluminium, to form the source-drain contacts. 
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Figure 7.7: Transfer characteristics of IR-35F transistor at +70 V source-drain 
voltage. 
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Figure 7.8: Output characteristics of IR-35F transistor. 
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7.3 EC-08A 
The results of the IR-35F devices showed that the material had potential for an 
n-type semiconductor. It was thought that increasing the number of electron 
deficient groups could increase the charge carrier mobility of the devices. 
7.3.1 Physical characterisation 
Chemical structure 
The chemical structure of EC-08A (3,7-bis(4-(ethylsulfonyl)phenyl)dibenzo-
/;,r7]thiophene (C28H24O6S3); molecular weight 552.68) is shown in figure 7.9. 
Absorption spectrum 
Figure 7.10 shows the UV-VIS absorption spectra of EC-08A in DCM and 
as an evaporated film. As with IR-35F, the material is fairly transniissive, 
with significant absor]:)tion only occurring below ~380 nm. The spectrum of 
the evaporated film is broader and not as well defined as that of the DCM 
solution, although the two spectra are otherwise broadly similar, indicating 
the EC-08A did not dissociate during evaporation. As with IR-35F, the thin 
film spectrum is red shifted compared to the DCM solution. The absorption 
of the film starts around 390 nm, corresponding to an energy of 3.2 eV. This 
may be the bandgaj) of the molecule, however no other data are available 
to confirm this. In general, the HOMO and LUMO levels would need to be 
measured to determine the bandgap. At shorter wavelengths, the absorption 
of the evaporated film is, other than for some noise, very high — t his can be 
attributed to the glass substrate absorbing the UV light. 
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Figure 7.10: Absorption spectra of EC-08A in DCM and evaporated film. 
7.3.2 Electrical characterisation 
To measure the electrical conductivity of EC-08A, a set of aluminium contacts, 
34.9 mm long with 1.4 mm separation were evaporated through a shadow mask 
onto a 120 nm thick EC-08A layer on a glass microscope slide. Currents and 
voltages varying between -60 V and +60 V (in steps of 1 V) were measured 
across adjacent contacts in a number of environments. Figure 7.11 gives an in-
dication of the resistance of the EC-08A films vmder various lighting conditions, 
both in air and under vacuum. It can be seen that the two characteristics are 
substantially different: under vacuum, the film behaves as an ohmic conductor, 
whereas in air, the characteristics are noticeably non-ohmic. Under vacuum, 
the resistance of the film is approximately the same under both ambient lab 
light and under a 60 W incandescent bulb — applying linear regression to the 
1-V curves yields a resistance of ~ 4.5 x 10^ ^ — whereas under a UV light, 
the resistance decreases to 7.7 x 10^ ^ fl. These values are very similar to those 
for glass; only under UV light there are enough charge carriers in the film to be 
able to differentiate between current carried by the glass substrate and current 
carried by the EC-08A film. In air, the conductivity of the EC-08A was highest 
under ambient lab light, and reduced under UV light. However, after keeping 
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Figure 7.12: In(conductance) against temperature reciprocal for EC-08A film 
in air. 
the film under vacuum in a desiccator for a few days, then re-measuring the 
I-V characteristics in air, under ambient lab light and UV light, it was found 
that the conductivity was higher under UV light than in ambient light, but 
the film again showed non-ohmic current-voltage dependence. A possible ex-
planation for this behaviour is that in air the EC-08A film absorbs moisture 
and oxygen — this then leads to a shift in the energy bands of the molecule, 
so that there is no longer an ohmic contact between the metal and the semi-
conductor; instead, charge is injected from the metal into the semiconductor. 
Under vacuum, absorbed moisture is drawn out of the molecule, causing the 
energy bands to shift back to levels where an ohmic contact is made between 
the metal and the semiconductor. 
In an attempt to find the activation energy of the EC-08A films, resis-
tances at a number of temperatures were obtained. Figure 7.12 shows a plot 
of In(conductance) against the reciprocal of temperature in air. The activation 
energy could not be determined from this plot as the curve does not follow a 
straight line. 
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Figure 7.13: The CSW-652 molecule. 
7.3.3 Transistor device 
None of the EC-OBA-based transistor structures exhibited any field-effect be-
haviour. It was therefore concluded that despite the structural similarities be-
tween IR-35F and EC-08A, the addition of the extra electron deficient groups 
and the ethyl groups to the molecule altered its properties in a way that 
stopped the semiconducting beha.viour that was apparent in IR.-35F. 
7.4 CSW-652 
7.4.1 Physical characterisation 
Chemical structure 
CSW-652 (C4(>H46Cl2N2S2; molecular weight 761.9) is a molecule based on 
dibenzothienobisbenzothiophene (DBTBT) [1]. Its chemical structure is shown 
in figure 7.13. In contrast to the previously reported molecules, this molecule 
was predicted to be a p-type semiconductor, due to the lack of any electron-
deficient groups. 
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Fi lm morphology 
Figure 7.14 shows au atomic force micrograph of a film of CSW-652 on silicon 
oxide, and, for comparison, an atomic force micrograj^h of silicon oxide on the 
same scale. An AFM step-height measurement showed the thickness of the 
film to be around 25-30 nm. The film appears to follow the morphology of the 
underlying silicon oxide: no obvious crystal structure is visible in the CSW-652 
AFM scan; increasing the scan area to 30 \im x 30 inn continued to sliow no 
obvious long-range crystal structure to the film. 
The non-crystalline structure of the film can be attributed to the carbon 
chains off the molecule preventing the molecule from forming an ordered crystal 
structure. 
Absorption spectrum 
A UV-VIS-NIR absorption spectrum was taken of a CSW-652 film on a glass 
slide. However, no differentiation could be made between the absorption spec-
trum of the film and that of a clean glass slide, therefore no conlusions can be 
drawn about the molecule from this experiment. 
7.4.2 Transistor device 
Transistor devices were fabricated in the top-contact configuration, using ~ 30 
nm CSW-652 as the active layer, evaporated at a rate of ~ 0.05 nm/s. Figure 
7.15 shows the saturation transfer characteristics (source-drain held at -40 V) 
of one of the devices. An increase in current as a negative gate voltage is 
applied is evident. There is a small amount of hysteresis present, which can 
be attributed to charge trapping on the silicon oxide surface. 
The output characteristics are shown in figure 7.16. The devices exhibited 
reasonable saturation, with the IV characteristics outside the saturation region 
appearing linear. Plotting the square root of the saturation currents against 
gate voltage to obtain mobility indicates that the devices conform fairly well 
to the simple transistor model, giving a mobihty of 3.71 x lO"'"" cm^/V/s. 
Although the mobility value is very low, which can be attributed to the lack 
of a good crystal structure, the transistors demonstrate good saturation, and 
good linearity in the linear region of the output characteristics. As predicted 
from the molecular structure, the film behaved as a p-type semiconductor. 
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Figure 7.14: 1 pm x 1 pm atomic force micrograph of CSW-652 on SiOa, and 
Si02. 
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Figure 7.15: Transfer characteristics of CSW-652 transistor at -40 V source-
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Figure 7.16: Output characteristics of CSW-652 transistor. 
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7.5 Summary 
Physical and electrical characterisation were performed on three new materials 
synthesised in the Department of Chemistry and the University of Durham. 
IR-35F was foimd to be an air-stable /i-type semiconductor, with a possibil-
ity of improving its performance through optimising deposition conditions and 
device fabrication. EC-08A was thought to have a possibility of better mobil-
ity than IR-35F due to the increased electron deficient groups, however was 
found to exhibit no transistor behaviour. CSW-652 was found to exhibit the 
pro])erties of a p-type semiconductor with good transistor characteristics, but 
low mobility. The low mobility was attributed to the lack of a good crystal 
structure of the deposited film, which in turn was attributed to the carbon 
chains off the molecule inhibiting any large-scale crystal growth. 
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8 
Conclusions and further work 
8.1 Conclusions 
The purpose of this research was to characterise pentacene and pentacene-
based field effect transistors on silicon oxide, and examine the effects of various 
Si02 surface treatments on these transistors; to compare the devices fabricated 
on silicon oxide with ones made on alternative dielectrics (PMMA and Hf02); 
and to investigate the properties of some new materials synthesised in the 
Department of Chemistry at the University of Durham. 
Physical and electrical characterisation of evaporated pentacene films found 
the properties of the films to be comparable to the published literature on 
pentacene films [1-4]. Initial measurements on transistor devices showed poor 
mobilities; however, as the fabrication process was improved, mobilities in-
creased considerably. The grain size of the evapora,ted pentacene was found 
to be key to optimising the mobilities — controlled evaporation of pentacene 
allowed the pentacene to form dendritic crystals of a few micrometres in size: 
a mobility of 0.54 cm^/V/s was obtained with a grain size of 2-3 iim, whereas 
a grain size of 0.5 pm only yielded a mobility of 0.2 cm^/V/s. Uncontrolled 
evaporation of pentacene led to a film morphology consisting of small, irregular 
grains; transistors fabricated on these films had mobilities of the order of 10"^ 
- 10-3 cm7V/s. 
The mobility of transistors across a silicon wafer was found to vary by up 
to a factor of three. This was attributed to the silver paste, which was used 
145 
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to form a back contact to the silicon gate, not making an ohmic contact with 
the silicon. Replacing the silver paste with evaporated aluminium noticeably 
improved the consistency of devices across a wafer: the aluminium formed an 
ohmic contact to the silicon with considerably lower resistance than the silver 
paste. 
The treatment of the silicon oxide surface prior to pentacene deposition 
was found to be crucial to the performance of the transistors, specially relat-
ing to hysteresis in the saturation transfer characteristics and threshold voltage 
shifts. Treating the silicon oxide with a silane surface treatment was found to 
increase mobilities by up to 80% — the silane treatment rendered the surface 
of the silicon oxide hydrophobic by replacing hydroxyl groups on the surface of 
the oxide with silane groups, which reduced the number of electron/hole traps 
on the oxide/pentacene interface. Photoresist was applied to the silicon oxide 
surface, then stripped off with acetone and isopropanol, a common technicjue 
when patterning devices lithographicall)^ A large hysteresis was seen in the 
saturation transfer characteristic of the transistors, with an average threshold 
voltage shift of 11.3 V. Ti-eating the surface with an oxygen plasma after strip-
]3ing resulted in a drastic reduction of the hysteresis, with an average threshold 
voltage shift of 3.2 V. The hysteresis was attributed to organic contamination 
on the oxide surface causing charge trapping at the silicon oxide/pentacene 
interface, with the oxygen plasma removing the contamination. X-Ray pho-
toelectron spectroscopy (XPS) measurements confirmed that the silicon oxide 
surface after an oxygen plasma treatment contained less carbon than before 
the plasma treatment. 
A number of the pentacene/Si02 devices exhibited leakage currents. It had 
previously been found, in the course of investigating charge storage (memory) 
devices, that incorporating gold nanoparticles between the Si02 and pentacene 
eliminated these leakage currents [5]. Attempting to reproduce these data 
showed that there was no significant efl'ect on the leakage currents between 
devices incorporating nanoparticles and those without. However, hysteresis in 
the transfer characteristic increased with the incorporation of the nanoparti-
cles: this was consistent with adding electron/hole traps to the oxide surface. 
Gold nanoparticles act as good charge traps, having been incorporated into 
memory structures [6-9 . 
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Replacing the silicon oxide dielectric with PMMA had some success. De-
vices fabricated on PMMA had negative thresliold voltages, and considerably 
smaller hysteresis than devices fabricated on to silicon oxide. The shapes of the 
output characteristic curves were unusual compared with an ideal characteris-
tic, or even similar devices on Si02. Devices incor])orating a ~120 nm layer of 
PMMA performed better than those with only a very thin (<100 nm) layer. 
Conversely, a much thicker layer of PMMA reduced performance significantly. 
It was therefore concluded that there is an optimum PMMA thickness to op-
timise transistor mobility; however, further work is needed to experimentally 
determine the optimum thickness. 
Devices fabricated on hafnium oxide exhibited a number of problems. A 
large number of devices were shorted between the gate and source-drain con-
tacts, which was attributed to leaks through the oxide layer. Other devices 
exhibited reasonable transfer characteristics, witli the threshold voltage hys-
teresis indicating the hafnium oxide contained hole traps, compared with sil-
icon oxide, containing electron traps. However, the output characteristics of 
most of these devices showed no significant dependence between the source-
drain voltage and source-drain current, thus the measured output currents were 
most likely due to leakage between the gate and drain contact. On a device 
which exhibited reasonable output characteristics, the mobility of the device 
was measured to be 0.59 cm^/V/s, thus demonstrating that pure hafnium ox-
ide has jjotential to be used as a dielectric, if the deposition methods could 
result in an improved ciuality film:atomic layer deposition of an AI2O3 / HfOa 
bilayer has already been shown to produce good results [10,11 . 
Three new materials based on the dibenzothiophene moiety, synthesised in 
the University of Durham, were characterised. IR-35F was found to evaporate 
readily, not dissociating during the evaporation procedure. Although electri-
cally insulating, it was found that the conductance could be altered by the 
field effect; this demonstrtxted that the molecule acted as an ?i-type semicon-
ductor. Transistors exhibited good saturation, but the output characteristic 
outside the saturation region was non-linear; this was attributed to contact 
effects between the metal contact and organic semiconductor. There appeared 
to be a fourth-order relationship between saturation currents and gate voltage; 
nevertheless, fitting a simple transistor model gave a mobility of 3.45 x 10"^ 
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cmVV/s. 
In an attempt to increase election mobility, EC-08A was synthesised. The 
molecule had a similar structure to IR-35F, but increased the number of 
electron-deficient groups. Electrical characterisation of EC-08A showed ohmic 
characteristics when the film was under vacuum, but non-ohmic characteristics 
when in air. When attempting to fabricate transistors using this molecule, it 
was found that the conductance of the film was not altered by the field effect. 
It was concluded that, by the addition of the extra electron-deficient groups 
and ethyl groups into the molecule, the properties of EC-08A were altered in 
a way that inhibited semiconducting behaviour. 
Lastly, CSW-652, a molecule based on DBTBT [12], was found to exhibit 
7>type semiconducting properties, and transistors made using this molecule 
conformed fairly well to the simple transistor model, exhibiting good satura-
tion, and linear chaiacteristics outside the saturation regions. However, the 
currents were low and the mobility was only 3.71 x 10"^ cm^/V/s; tliis was at-
tributed to the lack of a good crystal structure of the deposited film, which in 
turn was attributed to the carbon chains off the molecule inhibiting large-scale 
crystal growth: it was suggested that removal of these chains might allow for 
structured crystal growth in the evaporated film. 
8.2 Suggestions for further work 
The pentacene transistors fabricated on silicon oxide have been shown to ex-
hibit good characteristics with reasonable mobilities for non-optimal pentacene 
deposition conditions. However, the devices tended to exhibit leakage cur-
rents flowing between the source and drain terminals when a gate voltage is 
applied, with 0 V applied to the source. It has been reported [13,14] that 
patterning the semiconductor reduces these currents. Therefore, to improve 
the performance of the transistors, investigation could take place into find-
ing the optimal pentacene deposition conditions (substrate temperature and 
semiconductor pattern) in order to regularly obtain mobilities of more than 1 
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cmVV/s, 
Organic devices have often been used for chemical sensors — the pres-
ence of a chemical being characterised, for example, by a change in electrical 
conduction [15, Chapter 10]. It could be possible to fabricate a chemically-
activated transistor by using an inverted structure — the source and drain 
contacts being encapsulated under the dielectric layer, with the gate exposed 
to the environment; thus, with an appropriate gate contact, presence of the 
chemical to be sensed could be detected by the transistor turning off or on. 
This could have a potential advantage over a traditional sensor in that the 
semiconductor and contacts can be shielded by the dielectric layer from the 
environment in which the sensor is placed. 
Flexible transistors may be used as the driving circuitry for active matrix 
'paper' displays. The transistors fabricated on the ])olyimide substrate exhib-
ited good characteristics, but with low mobilities. Furthei- investigation into 
this device structure should yield improved operation, and thus there would 
be potential for using the transistors as the switching circuits for organic LED 
pixels. 
The hafnium oxide devices showed potential for fabricating devices with 
high currents. However, the deposition conditions and method used resulted 
in oxide layers witli a large number of leaks. Using different deposition methods 
may allow for deposition of a higher density oxide layer resulting in fewer leaks; 
this has already been demonstrated using an AI2O3 / Hf02 bilayer [10, 11 . 
Alternative!}', a solution-cast dielectric (e.g. PMMA) might act as aplanarising 
layer on top of the liafnium oxide and thus serve to reduce leakage. 
To enable fabrication of low-power circuits, complementary semiconduc-
tors of similar mobilities need to be used. Although p-type semiconductors 
are well established, high mobility air-stable n-type devices are still a mat-
ter of research. The IR-35F used in this work was air-stable, but with low 
mobility, and hence it is suggested that this molecule could be used as the 
basis for further research. It is likelj' that the mobility could be increased by 
a couple of orders of magnitude by optimising the deposition conditions, and 
the transistor fabrication process. Replacing the sulplmr atoms on the diben-
zothiophene groups with an electron-deficient sulphur dioxide group may lead 
to increased electron mobility, while not significantly altering the molecule's 
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overall structure (as was the case for EC-08A). 
CSW-652 has showu promise as a p-type semiconductor, despite the lack 
of visible long-range crystal structure (hence the low transistor mobility). It 
is suggested that removing the carbon chains from the molecule would allow 
the molecule to form a good crystal structure: further work would involve an 
investigation into the morphological and electrical properties of derivatives of 
CSW-652: with a good crystal structure there is a possibility for the mobility 
of the molecule to approach that of pentacene. 
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Transistor summary 
This appendix summarises the results for the transistors used in this work. 
Unless otherwise stated, all the transistors were fabricated on a silicon sub-
strate with a silicon oxide dielectric, pentacene as the semiconductor and gold 
source-drain contacts; contact was made to the silicon gate with silver paste 
and aluminium foil. 
The subthreshold slope is defined as 
a|iog|;D|| 
in the subthreshold region of the transfer characteristic. 
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HfOs A F M images 
This appendix contains all the atomic force micrographs taken when profiling 
the surface of the hafnium oxides (section 6.3). The images correspond with 
the samples listed in table 6.1. 
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